Pastebin
API
tools
faq
paste
Login
Sign up
SHARE
TWEET
Dijkstra tb
Sidsh
Feb 6th, 2022
312
0
Never
Add comment
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!
VeriLog
0.12 KB
| None
|
0
0
raw
download
clone
embed
print
report
`timescale
1ns
/
1ns
module
tb
;
reg
clk
=
0
;
Dijkstra2 uut
(
.clk
(
clk
)
)
;
always
begin
clk
=~
clk
;
#
10
;
end
endmodule
Advertisement
Add Comment
Please,
Sign In
to add comment
Public Pastes
$13,000 in 48 Hours
CSS | 44 min ago | 0.90 KB
Hidden Cyrpto Opportunity
CSS | 45 min ago | 0.90 KB
Untitled
1 hour ago | 7.95 KB
Untitled
1 hour ago | 5.16 KB
Secrets.kdbx
1 hour ago | 97.25 KB
Untitled
3 hours ago | 14.71 KB
Untitled
3 hours ago | 0.23 KB
Untitled
5 hours ago | 4.28 KB
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the
Cookies Policy
.
OK, I Understand
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!