Advertisement
Guest User

Untitled

a guest
Jun 28th, 2018
74
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
VHDL 0.63 KB | None | 0 0
  1.                                                                                    
  2.    a1 <= not x(1) and not x(2) and not x(3) and not x(4) and not x(5);      
  3.    a2 <= x(1) and not x(2) and not x(4) and x(5);              
  4.    a3 <= x(1) and not x(2) and not x(3) and x(4) and x(5);          
  5.    a4 <= x(1) and not x(2) and x(3) and x(4) and not x(5);        
  6.    a5 <= not x(1) and x(2)  and x(3) and x(4) and x(5);                  
  7.    a6 <= x(1) and x(2) and x(3) and not x(4) and x(5);                  -
  8.    a7 <= not x(1) and not x(2) and x(3) and not x(4) and not x(5);
  9.    y <= a1 or a2 or a3 or a4 or a5 or a6 or a7;
  10.    
  11. end df1;
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement