Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- .equ delayCnt = 9
- .def tmp = r16
- .cseg
- rjmp reset
- reset:
- ldi tmp, high(RAMEND)
- out SPH, tmp
- ldi tmp, low(RAMEND)
- out SPL, tmp
- ldi tmp, 0xff
- out DDRA, tmp
- out PORTA, tmp
- clc
- main:
- rcall aktivnost
- rcall delay
- rjmp main
- aktivnost:
- in tmp, PORTA
- out PORTA, tmp
- ret
- delay:
- clr r17
- clr r18
- ldi r19, delayCnt
- delay_loop:
- dec r17
- brne delay_loop
- dec r18
- brne delay_loop
- dec r19
- brne delay_loop
- ret
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement