Clock Divider

module clock_divider(
  input in_clk,
  output reg out_clk
);

always @(posedge in_clk)
out_clk <= ~out_clk;

endmodule