----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date:    11:10:39 06/11/2019
-- Design Name:
-- Module Name:    kropka - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity kropka is
    Port ( wejscie : in  STD_LOGIC_VECTOR (1 downto 0);
           wyjscie : out  STD_LOGIC);
end kropka;

architecture Behavioral of kropka is

begin

with wejscie select
    wyjscie <=      '0' when "01",
                        '1' when others;

end Behavioral;