MrRockchip

shitlog1

Jun 25th, 2025 (edited)
18
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 101.49 KB | None | 0 0
  1.  
  2. [NOTE ] coreboot-24.12-1666-g309b40354124-dirty Tue Jun 24 22:39:54 UTC 2025 x86_32 bootblock starting (log level: 8)...
  3. [INFO ] Timestamp - end of bootblock: 25399734175
  4. [INFO ] Timestamp - starting to load romstage: 25401810002
  5. [INFO ] VB2:vb2_digest_init() 224 bytes, hash algo 3, HW acceleration unsupported
  6. [DEBUG] FMAP: Found "FLASH" version 1.1 at 0x10000.
  7. [DEBUG] FMAP: base = 0xffc00000 size = 0x400000 #areas = 4
  8. [DEBUG] FMAP: area COREBOOT found @ 10200 (4128256 bytes)
  9. [INFO ] VB2:vb2_digest_init() 0 bytes, hash algo 3, HW acceleration unsupported
  10. [INFO ] CBFS: mcache @0x00034e00 built for 21 files, used 0x9dc of 0x4000 bytes
  11. [INFO ] CBFS: Found 'fallback/romstage' @0x80 size 0x51750 in mcache @0x00034e2c
  12. [INFO ] VB2:vb2_digest_init() 333648 bytes, hash algo 3, HW acceleration unsupported
  13. [INFO ] Timestamp - finished loading romstage: 26870392384
  14. [DEBUG] BS: bootblock times (exec / console): total (unknown) / 4 ms
  15.  
  16.  
  17. [NOTE ] coreboot-24.12-1666-g309b40354124-dirty Tue Jun 24 22:39:54 UTC 2025 x86_32 romstage starting (log level: 8)...
  18. [DEBUG] APIC 00: CPU Family_Model = 00610f31
  19.  
  20. [DEBUG] APIC 00: ** Enter AmdInitReset [00020007]
  21. [INFO ] Timestamp - calling AmdInitReset: 26952594156
  22. [DEBUG] Fch OEM config in INIT RESET
  23. [INFO ] Timestamp - back from AmdInitReset: 27001561425
  24. [DEBUG] AmdInitReset() returned AGESA_SUCCESS
  25. [DEBUG] APIC 00: Heap in LocalCache (2) at 0x00400000
  26. [DEBUG] APIC 00: ** Exit AmdInitReset [00020007]
  27.  
  28. [DEBUG] APIC 00: ** Enter AmdInitEarly [00020002]
  29. [INFO ] Timestamp - calling AmdInitEarly: 27006867115
  30. [INFO ] Timestamp - back from AmdInitEarly: 27574780342
  31. [DEBUG] AmdInitEarly() returned AGESA_SUCCESS
  32. [DEBUG] APIC 00: Heap in LocalCache (2) at 0x00400000
  33. [DEBUG] APIC 00: ** Exit AmdInitEarly [00020002]
  34. [INFO ] Timestamp - before RAM initialization: 27583143762
  35.  
  36. [DEBUG] APIC 00: ** Enter AmdInitPost [00020006]
  37. [INFO ] Timestamp - calling AmdInitPost: 27586593380
  38. [SPEW ] -------------READING SPD-----------
  39. [SPEW ] iobase: 0x00000B00, SmbusSlave: 0x000000A0, count: 256
  40.  
  41. [SPEW ] -------------FINISHED READING SPD-----------
  42. [SPEW ] -------------READING SPD-----------
  43. [SPEW ] iobase: 0x00000B00, SmbusSlave: 0x000000A2, count: 256
  44.  
  45. [SPEW ] -------------FINISHED READING SPD-----------
  46. [INFO ] Timestamp - back from AmdInitPost: 32837530551
  47. [DEBUG] AmdInitPost() returned AGESA_SUCCESS
  48. [DEBUG] APIC 00: Heap in TempMem (3) at 0x000b0000
  49. [DEBUG] APIC 00: ** Exit AmdInitPost [00020006]
  50. [INFO ] Timestamp - after RAM initialization: 32852582438
  51. [DEBUG] CBMEM:
  52. [DEBUG] IMD: root @ 0x5ffff000 254 entries.
  53. [DEBUG] IMD: root @ 0x5fffec00 62 entries.
  54. [DEBUG] FMAP: area COREBOOT found @ 10200 (4128256 bytes)
  55. [DEBUG] Normal boot
  56. [INFO ] CBFS: Found 'fallback/postcar' @0x9b3c0 size 0x98f8 in mcache @0x000352a4
  57. [INFO ] VB2:vb2_digest_init() 39160 bytes, hash algo 3, HW acceleration unsupported
  58. [DEBUG] Loading module at 0x5feec000 with entry 0x5feec031. filesize: 0x9108 memsize: 0xf470
  59. [DEBUG] Processing 492 relocs. Offset value of 0x5deec000
  60. [INFO ] Timestamp - end of romstage: 32918109120
  61. [DEBUG] BS: romstage times (exec / console): total (unknown) / 6 ms
  62.  
  63.  
  64. [NOTE ] coreboot-24.12-1666-g309b40354124-dirty Tue Jun 24 22:39:54 UTC 2025 x86_32 postcar starting (log level: 8)...
  65. [DEBUG] usbdebug: Failed hardware init
  66. [INFO ] Timestamp - start of postcar: 32922671182
  67. [INFO ] Timestamp - end of postcar: 32922803995
  68. [INFO ] Timestamp - starting to load ramstage: 32922982784
  69. [DEBUG] FMAP: area COREBOOT found @ 10200 (4128256 bytes)
  70. [INFO ] CBFS: Found 'fallback/ramstage' @0x51880 size 0x2f37c in mcache @0x5fefd0cc
  71. [INFO ] VB2:vb2_digest_init() 193404 bytes, hash algo 3, HW acceleration unsupported
  72. [INFO ] Timestamp - starting LZMA decompress (ignore for x86): 33083734422
  73. [INFO ] Timestamp - finished LZMA decompress (ignore for x86): 33272986252
  74. [DEBUG] Loading module at 0x5fd95000 with entry 0x5fd95000. filesize: 0x6dfe0 memsize: 0x1554a8
  75. [DEBUG] Processing 7272 relocs. Offset value of 0x5bd95000
  76. [INFO ] Timestamp - finished loading ramstage: 33273476672
  77. [DEBUG] BS: postcar times (exec / console): total (unknown) / 0 ms
  78.  
  79.  
  80. [NOTE ] coreboot-24.12-1666-g309b40354124-dirty Tue Jun 24 22:39:54 UTC 2025 x86_32 ramstage starting (log level: 8)...
  81. [INFO ] POST: 0x39
  82. [DEBUG] usbdebug: Failed hardware init
  83. [INFO ] Timestamp - start of ramstage: 33274449274
  84. [INFO ] POST: 0x6f
  85. [DEBUG] Normal boot
  86.  
  87. [DEBUG] APIC 00: ** Enter AmdInitEnv [00020003]
  88. [INFO ] Timestamp - calling AmdInitEnv: 33274997532
  89. [DEBUG] Wiped HEAP at [10000000 - 1002ffff]
  90. [DEBUG] Fch OEM config in INIT ENV
  91. [INFO ] Timestamp - back from AmdInitEnv: 33295264500
  92. [DEBUG] AmdInitEnv() returned AGESA_SUCCESS
  93. [DEBUG] APIC 00: Heap in SystemMem (4) at 0x10000014
  94. [DEBUG] APIC 00: ** Exit AmdInitEnv [00020003]
  95. [DEBUG] BS: BS_PRE_DEVICE entry times (exec / console): 4 / 0 ms
  96. [INFO ] POST: 0x70
  97. [INFO ] POST: 0x71
  98. [INFO ] Timestamp - device enumeration: 33296300422
  99. [INFO ] POST: 0x72
  100. [INFO ] Enumerating buses...
  101. [SPEW ] Show all devs... Before device enumeration.
  102. [SPEW ] Root Device: enabled 1
  103. [SPEW ] CPU_CLUSTER: 0: enabled 1
  104. [SPEW ] DOMAIN: 00000000: enabled 1
  105. [SPEW ] APIC: 10: enabled 1
  106. [SPEW ] PCI: 00:00:00.0: enabled 1
  107. [SPEW ] PCI: 00:00:00.2: enabled 1
  108. [SPEW ] PCI: 00:00:01.0: enabled 1
  109. [SPEW ] PCI: 00:00:01.1: enabled 1
  110. [SPEW ] PCI: 00:00:02.0: enabled 1
  111. [SPEW ] PCI: 00:00:03.0: enabled 0
  112. [SPEW ] PCI: 00:00:04.0: enabled 1
  113. [SPEW ] PCI: 00:00:05.0: enabled 1
  114. [SPEW ] PCI: 00:00:06.0: enabled 0
  115. [SPEW ] PCI: 00:00:07.0: enabled 0
  116. [SPEW ] PCI: 00:00:08.0: enabled 0
  117. [SPEW ] PCI: 00:00:09.0: enabled 0
  118. [SPEW ] PCI: 00:00:10.0: enabled 1
  119. [SPEW ] PCI: 00:00:11.0: enabled 1
  120. [SPEW ] PCI: 00:00:12.0: enabled 1
  121. [SPEW ] PCI: 00:00:12.2: enabled 1
  122. [SPEW ] PCI: 00:00:13.0: enabled 1
  123. [SPEW ] PCI: 00:00:13.2: enabled 1
  124. [SPEW ] PCI: 00:00:14.0: enabled 1
  125. [SPEW ] PCI: 00:00:14.2: enabled 1
  126. [SPEW ] PCI: 00:00:14.3: enabled 1
  127. [SPEW ] PCI: 00:00:14.4: enabled 1
  128. [SPEW ] PCI: 00:00:14.5: enabled 1
  129. [SPEW ] PCI: 00:00:14.6: enabled 0
  130. [SPEW ] PCI: 00:00:14.7: enabled 0
  131. [SPEW ] PCI: 00:00:15.0: enabled 0
  132. [SPEW ] PCI: 00:00:15.1: enabled 0
  133. [SPEW ] PCI: 00:00:15.2: enabled 0
  134. [SPEW ] PCI: 00:00:15.3: enabled 0
  135. [SPEW ] PCI: 00:00:18.0: enabled 1
  136. [SPEW ] PCI: 00:00:18.1: enabled 1
  137. [SPEW ] PCI: 00:00:18.2: enabled 1
  138. [SPEW ] PCI: 00:00:18.3: enabled 1
  139. [SPEW ] PCI: 00:00:18.4: enabled 1
  140. [SPEW ] PCI: 00:00:18.5: enabled 1
  141. [SPEW ] PNP: 00ff.1: enabled 1
  142. [SPEW ] Compare with tree...
  143. [SPEW ] Root Device: enabled 1
  144. [SPEW ] CPU_CLUSTER: 0: enabled 1
  145. [SPEW ] APIC: 10: enabled 1
  146. [SPEW ] DOMAIN: 00000000: enabled 1
  147. [SPEW ] PCI: 00:00:00.0: enabled 1
  148. [SPEW ] PCI: 00:00:00.2: enabled 1
  149. [SPEW ] PCI: 00:00:01.0: enabled 1
  150. [SPEW ] PCI: 00:00:01.1: enabled 1
  151. [SPEW ] PCI: 00:00:02.0: enabled 1
  152. [SPEW ] PCI: 00:00:03.0: enabled 0
  153. [SPEW ] PCI: 00:00:04.0: enabled 1
  154. [SPEW ] PCI: 00:00:05.0: enabled 1
  155. [SPEW ] PCI: 00:00:06.0: enabled 0
  156. [SPEW ] PCI: 00:00:07.0: enabled 0
  157. [SPEW ] PCI: 00:00:08.0: enabled 0
  158. [SPEW ] PCI: 00:00:09.0: enabled 0
  159. [SPEW ] PCI: 00:00:10.0: enabled 1
  160. [SPEW ] PCI: 00:00:11.0: enabled 1
  161. [SPEW ] PCI: 00:00:12.0: enabled 1
  162. [SPEW ] PCI: 00:00:12.2: enabled 1
  163. [SPEW ] PCI: 00:00:13.0: enabled 1
  164. [SPEW ] PCI: 00:00:13.2: enabled 1
  165. [SPEW ] PCI: 00:00:14.0: enabled 1
  166. [SPEW ] PCI: 00:00:14.2: enabled 1
  167. [SPEW ] PCI: 00:00:14.3: enabled 1
  168. [SPEW ] PNP: 00ff.1: enabled 1
  169. [SPEW ] PCI: 00:00:14.4: enabled 1
  170. [SPEW ] PCI: 00:00:14.5: enabled 1
  171. [SPEW ] PCI: 00:00:14.6: enabled 0
  172. [SPEW ] PCI: 00:00:14.7: enabled 0
  173. [SPEW ] PCI: 00:00:15.0: enabled 0
  174. [SPEW ] PCI: 00:00:15.1: enabled 0
  175. [SPEW ] PCI: 00:00:15.2: enabled 0
  176. [SPEW ] PCI: 00:00:15.3: enabled 0
  177. [SPEW ] PCI: 00:00:18.0: enabled 1
  178. [SPEW ] PCI: 00:00:18.1: enabled 1
  179. [SPEW ] PCI: 00:00:18.2: enabled 1
  180. [SPEW ] PCI: 00:00:18.3: enabled 1
  181. [SPEW ] PCI: 00:00:18.4: enabled 1
  182. [SPEW ] PCI: 00:00:18.5: enabled 1
  183. [DEBUG] Root Device scanning...
  184. [SPEW ] scan_static_bus for Root Device
  185. [DEBUG] CPU_CLUSTER: 0 enabled
  186. [DEBUG] DOMAIN: 00000000 enabled
  187. [DEBUG] CPU_CLUSTER: 0 scanning...
  188. [SPEW ] PCI: 00:00:18.5 family15h, core_max=0x10, core_nums=0xf, siblings=0x3
  189. [SPEW ] lpaicid_start=0x10 node 0x0 core 0x0 apicid=0x10
  190. [DEBUG] CPU: APIC: 10 enabled
  191. [SPEW ] lpaicid_start=0x10 node 0x0 core 0x1 apicid=0x11
  192. [DEBUG] CPU: APIC: 11 enabled
  193. [SPEW ] lpaicid_start=0x10 node 0x0 core 0x2 apicid=0x12
  194. [DEBUG] CPU: APIC: 12 enabled
  195. [SPEW ] lpaicid_start=0x10 node 0x0 core 0x3 apicid=0x13
  196. [DEBUG] CPU: APIC: 13 enabled
  197. [DEBUG] scan_bus: bus CPU_CLUSTER: 0 finished in 0 msecs
  198. [DEBUG] DOMAIN: 00000000 scanning...
  199. [DEBUG] PCI: pci_scan_bus for segment group 00 bus 00
  200. [INFO ] POST: 0x24
  201. [DEBUG] PCI: 00:00:00.0 [1022/1410] enabled
  202. [SPEW ] PCI: 00:00:00.2 [1022/1419] ops
  203. [DEBUG] PCI: 00:00:00.2 [1022/1419] enabled
  204. [DEBUG] PCI: 00:00:01.0 [1002/990b] enabled
  205. [DEBUG] PCI: 00:00:01.1 [1002/9902] enabled
  206. [DEBUG] PCI: 00:00:02.0 subordinate bus PCI Express
  207. [DEBUG] PCI: 00:00:02.0 [1022/1412] enabled
  208. [DEBUG] PCI: 00:00:04.0 subordinate bus PCI Express
  209. [DEBUG] PCI: 00:00:04.0 [1022/1414] enabled
  210. [DEBUG] PCI: 00:00:05.0 subordinate bus PCI Express
  211. [DEBUG] PCI: 00:00:05.0 [1022/1415] enabled
  212. [DEBUG] hudson_enable()
  213. [INFO ] PCI: Static device PCI: 00:00:10.0 not found, disabling it.
  214. [DEBUG] hudson_enable()
  215. [SPEW ] PCI: 00:00:11.0 [1022/7801] ops
  216. [DEBUG] PCI: 00:00:11.0 [1022/7801] enabled
  217. [DEBUG] hudson_enable()
  218. [SPEW ] PCI: 00:00:12.0 [1022/7807] ops
  219. [DEBUG] PCI: 00:00:12.0 [1022/7807] enabled
  220. [DEBUG] hudson_enable()
  221. [SPEW ] PCI: 00:00:12.2 [1022/7808] ops
  222. [DEBUG] PCI: 00:00:12.2 [1022/7808] enabled
  223. [DEBUG] hudson_enable()
  224. [SPEW ] PCI: 00:00:13.0 [1022/7807] ops
  225. [DEBUG] PCI: 00:00:13.0 [1022/7807] enabled
  226. [DEBUG] hudson_enable()
  227. [SPEW ] PCI: 00:00:13.2 [1022/7808] ops
  228. [DEBUG] PCI: 00:00:13.2 [1022/7808] enabled
  229. [DEBUG] hudson_enable()
  230. [SPEW ] PCI: 00:00:14.0 [1022/780b] bus ops
  231. [DEBUG] PCI: 00:00:14.0 [1022/780b] enabled
  232. [DEBUG] hudson_enable()
  233. [SPEW ] PCI: 00:00:14.2 [1022/780d] ops
  234. [DEBUG] PCI: 00:00:14.2 [1022/780d] enabled
  235. [DEBUG] hudson_enable()
  236. [SPEW ] PCI: 00:00:14.3 [1022/780e] bus ops
  237. [DEBUG] PCI: 00:00:14.3 [1022/780e] enabled
  238. [DEBUG] hudson_enable()
  239. [SPEW ] PCI: 00:00:14.4 [1022/780f] bus ops
  240. [DEBUG] PCI: 00:00:14.4 [1022/780f] enabled
  241. [DEBUG] hudson_enable()
  242. [SPEW ] PCI: 00:00:14.5 [1022/7809] ops
  243. [DEBUG] PCI: 00:00:14.5 [1022/7809] enabled
  244. [DEBUG] hudson_enable()
  245. [DEBUG] hudson_enable()
  246. [DEBUG] hudson_enable()
  247. [DEBUG] hudson_enable()
  248. [DEBUG] hudson_enable()
  249. [DEBUG] hudson_enable()
  250. [SPEW ] PCI: 00:00:16.0 [1022/7807] ops
  251. [DEBUG] PCI: 00:00:16.0 [1022/7807] enabled
  252. [SPEW ] PCI: 00:00:16.2 [1022/7808] ops
  253. [DEBUG] PCI: 00:00:16.2 [1022/7808] enabled
  254. [SPEW ] PCI: 00:00:18.0 [1022/1400] ops
  255. [DEBUG] PCI: 00:00:18.0 [1022/1400] enabled
  256. [DEBUG] PCI: 00:00:18.1 [1022/1401] enabled
  257. [DEBUG] PCI: 00:00:18.2 [1022/1402] enabled
  258. [DEBUG] PCI: 00:00:18.3 [1022/1403] enabled
  259. [DEBUG] PCI: 00:00:18.4 [1022/1404] enabled
  260. [DEBUG] PCI: 00:00:18.5 [1022/1405] enabled
  261. [WARN ] PCI: Leftover static devices:
  262. [WARN ] PCI: 00:00:03.0
  263. [WARN ] PCI: 00:00:06.0
  264. [WARN ] PCI: 00:00:07.0
  265. [WARN ] PCI: 00:00:08.0
  266. [WARN ] PCI: 00:00:09.0
  267. [WARN ] PCI: 00:00:10.0
  268. [WARN ] PCI: 00:00:14.6
  269. [WARN ] PCI: 00:00:14.7
  270. [WARN ] PCI: 00:00:15.0
  271. [WARN ] PCI: 00:00:15.1
  272. [WARN ] PCI: 00:00:15.2
  273. [WARN ] PCI: 00:00:15.3
  274. [WARN ] PCI: Check your devicetree.cb.
  275. [DEBUG] PCI: 00:00:02.0 scanning...
  276. [SPEW ] do_pci_scan_bridge for PCI: 00:00:02.0
  277. [DEBUG] PCI: pci_scan_bus for segment group 00 bus 01
  278. [INFO ] POST: 0x24
  279. [DEBUG] PCI: 00:01:00.0 [1002/6665] enabled
  280. [INFO ] POST: 0x25
  281. [INFO ] Enabling Common Clock Configuration
  282. [INFO ] PCIE CLK PM is not supported by endpoint
  283. [INFO ] ASPM: Enabled L0s and L1
  284. [INFO ] PCIe: Max_Payload_Size adjusted to 256
  285. [DEBUG] PCI: 00:01:00.0: No LTR support
  286. [DEBUG] scan_bus: bus PCI: 00:00:02.0 finished in 0 msecs
  287. [DEBUG] PCI: 00:00:04.0 scanning...
  288. [SPEW ] do_pci_scan_bridge for PCI: 00:00:04.0
  289. [DEBUG] PCI: pci_scan_bus for segment group 00 bus 02
  290. [INFO ] POST: 0x24
  291. [DEBUG] PCI: 00:02:00.0 [1969/10a0] enabled
  292. [INFO ] POST: 0x25
  293. [INFO ] Enabling Common Clock Configuration
  294. [INFO ] ASPM: Enabled L0s and L1
  295. [INFO ] PCIe: Max_Payload_Size adjusted to 256
  296. [DEBUG] PCI: 00:02:00.0: No LTR support
  297. [DEBUG] scan_bus: bus PCI: 00:00:04.0 finished in 0 msecs
  298. [DEBUG] PCI: 00:00:05.0 scanning...
  299. [SPEW ] do_pci_scan_bridge for PCI: 00:00:05.0
  300. [DEBUG] PCI: pci_scan_bus for segment group 00 bus 03
  301. [INFO ] POST: 0x24
  302. [DEBUG] PCI: 00:03:00.0 [168c/0034] enabled
  303. [INFO ] POST: 0x25
  304. [INFO ] Enabling Common Clock Configuration
  305. [INFO ] PCIE CLK PM is not supported by endpoint
  306. [INFO ] ASPM: Enabled L0s and L1
  307. [INFO ] PCIe: Max_Payload_Size adjusted to 128
  308. [DEBUG] PCI: 00:03:00.0: No LTR support
  309. [DEBUG] scan_bus: bus PCI: 00:00:05.0 finished in 0 msecs
  310. [DEBUG] PCI: 00:00:14.0 scanning...
  311. [SPEW ] scan_generic_bus for PCI: 00:00:14.0
  312. [SPEW ] scan_generic_bus for PCI: 00:00:14.0 done
  313. [DEBUG] scan_bus: bus PCI: 00:00:14.0 finished in 0 msecs
  314. [DEBUG] PCI: 00:00:14.3 scanning...
  315. [SPEW ] scan_static_bus for PCI: 00:00:14.3
  316. [DEBUG] PNP: 00ff.1 enabled
  317. [DEBUG] PNP: 00ff.0 enabled
  318. [SPEW ] scan_static_bus for PCI: 00:00:14.3 done
  319. [DEBUG] scan_bus: bus PCI: 00:00:14.3 finished in 0 msecs
  320. [DEBUG] PCI: 00:00:14.4 scanning...
  321. [SPEW ] do_pci_scan_bridge for PCI: 00:00:14.4
  322. [DEBUG] PCI: pci_scan_bus for segment group 00 bus 04
  323. [INFO ] POST: 0x24
  324. [INFO ] POST: 0x25
  325. [DEBUG] scan_bus: bus PCI: 00:00:14.4 finished in 0 msecs
  326. [INFO ] POST: 0x25
  327. [DEBUG] scan_bus: bus DOMAIN: 00000000 finished in 0 msecs
  328. [SPEW ] scan_static_bus for Root Device done
  329. [DEBUG] scan_bus: bus Root Device finished in 0 msecs
  330. [INFO ] done
  331. [DEBUG] BS: BS_DEV_ENUMERATE run times (exec / console): 5 / 0 ms
  332. [INFO ] POST: 0x73
  333. [INFO ] Timestamp - device configuration: 33323613399
  334. [DEBUG] found VGA at PCI: 00:00:01.0
  335. [DEBUG] Setting up VGA for PCI: 00:00:01.0
  336. [DEBUG] Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 00000000
  337. [DEBUG] Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
  338. [INFO ] Allocating resources...
  339. [INFO ] Reading resources...
  340. [SPEW ] Root Device read_resources segment group 0 bus 0 link: 0
  341. [SPEW ] CPU_CLUSTER: 0 read_resources segment group 0 bus 0 link: 0
  342. [SPEW ] CPU_CLUSTER: 0 read_resources segment group 0 bus 0 link: 0 done
  343. [DEBUG] fx_devs=0x1
  344. [SPEW ] DOMAIN: 00000000 read_resources segment group 0 bus 0 link: 0
  345. [SPEW ] PCI: 00:00:02.0 read_resources segment group 0 bus 1 link: 0
  346. [SPEW ] PCI: 00:00:02.0 read_resources segment group 0 bus 1 link: 0 done
  347. [SPEW ] PCI: 00:00:04.0 read_resources segment group 0 bus 2 link: 0
  348. [SPEW ] PCI: 00:00:04.0 read_resources segment group 0 bus 2 link: 0 done
  349. [SPEW ] PCI: 00:00:05.0 read_resources segment group 0 bus 3 link: 0
  350. [SPEW ] PCI: 00:00:05.0 read_resources segment group 0 bus 3 link: 0 done
  351. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:12.0
  352. [DEBUG] PCI: 00:00:12.2 EHCI BAR hook registered
  353. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:13.0
  354. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:13.2
  355. [SPEW ] dev: PCI: 00:00:14.3, index: 0x2, base: 0xfec10000, size: 0x400
  356. [SPEW ] PCI: 00:00:14.3 read_resources segment group 0 bus 0 link: 0
  357. [ERROR] PNP: 00ff.1 missing read_resources
  358. [SPEW ] PCI: 00:00:14.3 read_resources segment group 0 bus 0 link: 0 done
  359. [SPEW ] PCI: 00:00:14.4 read_resources segment group 0 bus 4 link: 0
  360. [SPEW ] PCI: 00:00:14.4 read_resources segment group 0 bus 4 link: 0 done
  361. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:14.5
  362. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:16.0
  363. [DEBUG] More than one caller of pci_ehci_read_resources from PCI: 00:00:16.2
  364. [DEBUG] Adding PCIe enhanced config space BAR 0xf8000000-0xfc000000.
  365. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 0
  366. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 0 done
  367. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 1
  368. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 1 done
  369. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 2
  370. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 2 done
  371. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 3
  372. [SPEW ] PCI: 00:00:18.0 read_resources segment group 0 bus 0 link: 3 done
  373. [SPEW ] DOMAIN: 00000000 read_resources segment group 0 bus 0 link: 0 done
  374. [SPEW ] Root Device read_resources segment group 0 bus 0 link: 0 done
  375. [INFO ] Done reading resources.
  376. [SPEW ] Show resources in subtree (Root Device)...After reading.
  377. [DEBUG] Root Device child on link 0 CPU_CLUSTER: 0
  378. [DEBUG] CPU_CLUSTER: 0 child on link 0 APIC: 10
  379. [DEBUG] APIC: 10
  380. [DEBUG] APIC: 11
  381. [DEBUG] APIC: 12
  382. [DEBUG] APIC: 13
  383. [DEBUG] DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
  384. [SPEW ] DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
  385. [SPEW ] DOMAIN: 00000000 resource base 60000000 size 0 align 0 gran 0 limit fdffffff flags 40040200 index 10000100
  386. [SPEW ] DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit ffffffffffff flags 40040200 index 10000200
  387. [DEBUG] PCI: 00:00:00.0
  388. [DEBUG] PCI: 00:00:00.2
  389. [SPEW ] PCI: 00:00:00.2 resource base 0 size 80000 align 19 gran 19 limit ffffffff flags 200 index 44
  390. [DEBUG] PCI: 00:00:01.0
  391. [SPEW ] PCI: 00:00:01.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffff flags 1200 index 10
  392. [SPEW ] PCI: 00:00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 14
  393. [SPEW ] PCI: 00:00:01.0 resource base 0 size 40000 align 18 gran 18 limit ffffffff flags 200 index 18
  394. [DEBUG] PCI: 00:00:01.1
  395. [SPEW ] PCI: 00:00:01.1 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 10
  396. [DEBUG] PCI: 00:00:02.0 child on link 0 PCI: 00:01:00.0
  397. [SPEW ] PCI: 00:00:02.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
  398. [SPEW ] PCI: 00:00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
  399. [SPEW ] PCI: 00:00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
  400. [DEBUG] PCI: 00:01:00.0
  401. [SPEW ] PCI: 00:01:00.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 10
  402. [SPEW ] PCI: 00:01:00.0 resource base 0 size 40000 align 18 gran 18 limit ffffffffffffffff flags 201 index 18
  403. [SPEW ] PCI: 00:01:00.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 20
  404. [SPEW ] PCI: 00:01:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 2200 index 30
  405. [DEBUG] PCI: 00:00:04.0 child on link 0 PCI: 00:02:00.0
  406. [SPEW ] PCI: 00:00:04.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
  407. [SPEW ] PCI: 00:00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
  408. [SPEW ] PCI: 00:00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
  409. [DEBUG] PCI: 00:02:00.0
  410. [SPEW ] PCI: 00:02:00.0 resource base 0 size 40000 align 18 gran 18 limit ffffffffffffffff flags 201 index 10
  411. [SPEW ] PCI: 00:02:00.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 18
  412. [DEBUG] PCI: 00:00:05.0 child on link 0 PCI: 00:03:00.0
  413. [SPEW ] PCI: 00:00:05.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
  414. [SPEW ] PCI: 00:00:05.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
  415. [SPEW ] PCI: 00:00:05.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
  416. [DEBUG] PCI: 00:03:00.0
  417. [SPEW ] PCI: 00:03:00.0 resource base 0 size 80000 align 19 gran 19 limit ffffffffffffffff flags 201 index 10
  418. [SPEW ] PCI: 00:03:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffff flags 2200 index 30
  419. [DEBUG] PCI: 00:00:11.0
  420. [SPEW ] PCI: 00:00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
  421. [SPEW ] PCI: 00:00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
  422. [SPEW ] PCI: 00:00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
  423. [SPEW ] PCI: 00:00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
  424. [SPEW ] PCI: 00:00:11.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
  425. [SPEW ] PCI: 00:00:11.0 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24
  426. [DEBUG] PCI: 00:00:12.0
  427. [SPEW ] PCI: 00:00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
  428. [DEBUG] PCI: 00:00:12.2
  429. [SPEW ] PCI: 00:00:12.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
  430. [DEBUG] PCI: 00:00:13.0
  431. [SPEW ] PCI: 00:00:13.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
  432. [DEBUG] PCI: 00:00:13.2
  433. [SPEW ] PCI: 00:00:13.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
  434. [DEBUG] PCI: 00:00:14.0
  435. [DEBUG] PCI: 00:00:14.2
  436. [SPEW ] PCI: 00:00:14.2 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
  437. [DEBUG] PCI: 00:00:14.3 child on link 0 PNP: 00ff.1
  438. [SPEW ] PCI: 00:00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
  439. [SPEW ] PCI: 00:00:14.3 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
  440. [SPEW ] PCI: 00:00:14.3 resource base fec10000 size 400 align 0 gran 0 limit 0 flags f0000200 index 2
  441. [SPEW ] PCI: 00:00:14.3 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
  442. [DEBUG] PNP: 00ff.1
  443. [DEBUG] PNP: 00ff.0
  444. [DEBUG] PCI: 00:00:14.4
  445. [SPEW ] PCI: 00:00:14.4 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
  446. [SPEW ] PCI: 00:00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
  447. [SPEW ] PCI: 00:00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
  448. [DEBUG] PCI: 00:00:14.5
  449. [SPEW ] PCI: 00:00:14.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
  450. [DEBUG] PCI: 00:00:16.0
  451. [SPEW ] PCI: 00:00:16.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
  452. [DEBUG] PCI: 00:00:16.2
  453. [SPEW ] PCI: 00:00:16.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
  454. [DEBUG] PCI: 00:00:18.0
  455. [SPEW ] PCI: 00:00:18.0 resource base f8000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  456. [DEBUG] PCI: 00:00:18.1
  457. [DEBUG] PCI: 00:00:18.2
  458. [DEBUG] PCI: 00:00:18.3
  459. [DEBUG] PCI: 00:00:18.4
  460. [DEBUG] PCI: 00:00:18.5
  461. [SPEW ] DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
  462. [SPEW ] PCI: 00:00:02.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
  463. [SPEW ] PCI: 00:01:00.0 20 * [0x0 - 0xff] io
  464. [SPEW ] PCI: 00:00:02.0 io: base: 100 size: 1000 align: 12 gran: 12 limit: ffff done
  465. [SPEW ] PCI: 00:00:04.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
  466. [SPEW ] PCI: 00:02:00.0 18 * [0x0 - 0x7f] io
  467. [SPEW ] PCI: 00:00:04.0 io: base: 80 size: 1000 align: 12 gran: 12 limit: ffff done
  468. [SPEW ] PCI: 00:00:05.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
  469. [SPEW ] PCI: 00:00:05.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
  470. [SPEW ] PCI: 00:00:14.4 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
  471. [SPEW ] PCI: 00:00:14.4 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
  472. [SPEW ] PCI: 00:00:02.0 1c * [0x0 - 0xfff] io
  473. [SPEW ] PCI: 00:00:04.0 1c * [0x1000 - 0x1fff] io
  474. [SPEW ] PCI: 00:00:01.0 14 * [0x2000 - 0x20ff] io
  475. [SPEW ] PCI: 00:00:11.0 20 * [0x2400 - 0x240f] io
  476. [SPEW ] PCI: 00:00:11.0 10 * [0x2410 - 0x2417] io
  477. [SPEW ] PCI: 00:00:11.0 18 * [0x2418 - 0x241f] io
  478. [SPEW ] PCI: 00:00:11.0 14 * [0x2420 - 0x2423] io
  479. [SPEW ] PCI: 00:00:11.0 1c * [0x2424 - 0x2427] io
  480. [SPEW ] DOMAIN: 00000000 io: base: 2428 size: 2428 align: 12 gran: 0 limit: ffff done
  481. [SPEW ] DOMAIN: 00000000 mem: base: 60000000 size: 0 align: 0 gran: 0 limit: fdffffff
  482. [SPEW ] PCI: 00:00:02.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
  483. [SPEW ] PCI: 00:01:00.0 10 * [0x0 - 0xfffffff] prefmem
  484. [SPEW ] PCI: 00:00:02.0 prefmem: base: 10000000 size: 10000000 align: 28 gran: 20 limit: ffffffffffffffff done
  485. [SPEW ] PCI: 00:00:02.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  486. [SPEW ] PCI: 00:01:00.0 18 * [0x0 - 0x3ffff] mem
  487. [SPEW ] PCI: 00:01:00.0 30 * [0x40000 - 0x5ffff] mem
  488. [SPEW ] PCI: 00:00:02.0 mem: base: 60000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  489. [SPEW ] PCI: 00:00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
  490. [SPEW ] PCI: 00:00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
  491. [SPEW ] PCI: 00:00:04.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  492. [SPEW ] PCI: 00:02:00.0 10 * [0x0 - 0x3ffff] mem
  493. [SPEW ] PCI: 00:00:04.0 mem: base: 40000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  494. [SPEW ] PCI: 00:00:05.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
  495. [SPEW ] PCI: 00:00:05.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
  496. [SPEW ] PCI: 00:00:05.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  497. [SPEW ] PCI: 00:03:00.0 10 * [0x0 - 0x7ffff] mem
  498. [SPEW ] PCI: 00:03:00.0 30 * [0x80000 - 0x8ffff] mem
  499. [SPEW ] PCI: 00:00:05.0 mem: base: 90000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  500. [SPEW ] PCI: 00:00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  501. [SPEW ] PCI: 00:00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
  502. [SPEW ] PCI: 00:00:14.4 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  503. [SPEW ] PCI: 00:00:14.4 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
  504. [SPEW ] PCI: 00:00:01.0 10 * [0x60000000 - 0x6fffffff] prefmem
  505. [SPEW ] PCI: 00:00:02.0 24 * [0x70000000 - 0x7fffffff] prefmem
  506. [SPEW ] PCI: 00:00:02.0 20 * [0x80000000 - 0x800fffff] mem
  507. [SPEW ] PCI: 00:00:04.0 20 * [0x80100000 - 0x801fffff] mem
  508. [SPEW ] PCI: 00:00:05.0 20 * [0x80200000 - 0x802fffff] mem
  509. [SPEW ] PCI: 00:00:00.2 44 * [0x80300000 - 0x8037ffff] mem
  510. [SPEW ] PCI: 00:00:01.0 18 * [0x80380000 - 0x803bffff] mem
  511. [SPEW ] PCI: 00:00:01.1 10 * [0x803c0000 - 0x803c3fff] mem
  512. [SPEW ] PCI: 00:00:14.2 10 * [0x803c4000 - 0x803c7fff] mem
  513. [SPEW ] PCI: 00:00:12.0 10 * [0x803c8000 - 0x803c8fff] mem
  514. [SPEW ] PCI: 00:00:13.0 10 * [0x803c9000 - 0x803c9fff] mem
  515. [SPEW ] PCI: 00:00:14.5 10 * [0x803ca000 - 0x803cafff] mem
  516. [SPEW ] PCI: 00:00:16.0 10 * [0x803cb000 - 0x803cbfff] mem
  517. [SPEW ] PCI: 00:00:11.0 24 * [0x803cc000 - 0x803cc7ff] mem
  518. [SPEW ] PCI: 00:00:12.2 10 * [0x803cd000 - 0x803cd0ff] mem
  519. [SPEW ] PCI: 00:00:13.2 10 * [0x803ce000 - 0x803ce0ff] mem
  520. [SPEW ] PCI: 00:00:16.2 10 * [0x803cf000 - 0x803cf0ff] mem
  521. [SPEW ] DOMAIN: 00000000 mem: base: 803cf100 size: 203cf100 align: 28 gran: 0 limit: fdffffff done
  522. [SPEW ] DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: ffffffffffff
  523. [SPEW ] PCI: 00:00:02.0 prefmem: base: 70000000 size: 10000000 align: 28 gran: 20 limit: ffffffffffffffff
  524. [SPEW ] PCI: 00:01:00.0 10 * [0x70000000 - 0x7fffffff] prefmem
  525. [SPEW ] PCI: 00:00:02.0 prefmem: base: 80000000 size: 10000000 align: 28 gran: 20 limit: ffffffffffffffff done
  526. [SPEW ] PCI: 00:00:02.0 mem: base: 80000000 size: 100000 align: 20 gran: 20 limit: ffffffff
  527. [SPEW ] PCI: 00:01:00.0 18 * [0x80000000 - 0x8003ffff] mem
  528. [SPEW ] PCI: 00:01:00.0 30 * [0x80040000 - 0x8005ffff] mem
  529. [SPEW ] PCI: 00:00:02.0 mem: base: 80060000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  530. [SPEW ] PCI: 00:00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
  531. [SPEW ] PCI: 00:00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
  532. [SPEW ] PCI: 00:00:04.0 mem: base: 80100000 size: 100000 align: 20 gran: 20 limit: ffffffff
  533. [SPEW ] PCI: 00:02:00.0 10 * [0x80100000 - 0x8013ffff] mem
  534. [SPEW ] PCI: 00:00:04.0 mem: base: 80140000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  535. [SPEW ] PCI: 00:00:05.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
  536. [SPEW ] PCI: 00:00:05.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
  537. [SPEW ] PCI: 00:00:05.0 mem: base: 80200000 size: 100000 align: 20 gran: 20 limit: ffffffff
  538. [SPEW ] PCI: 00:03:00.0 10 * [0x80200000 - 0x8027ffff] mem
  539. [SPEW ] PCI: 00:03:00.0 30 * [0x80280000 - 0x8028ffff] mem
  540. [SPEW ] PCI: 00:00:05.0 mem: base: 80290000 size: 100000 align: 20 gran: 20 limit: ffffffff done
  541. [SPEW ] PCI: 00:00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  542. [SPEW ] PCI: 00:00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
  543. [SPEW ] PCI: 00:00:14.4 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
  544. [SPEW ] PCI: 00:00:14.4 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
  545. [SPEW ] PCI: 00:00:01.0 10 * [0x100000000 - 0x10fffffff] prefmem
  546. [SPEW ] PCI: 00:00:02.0 24 * [0x110000000 - 0x11fffffff] prefmem
  547. [SPEW ] PCI: 00:00:02.0 20 * [0x120000000 - 0x1200fffff] mem
  548. [SPEW ] PCI: 00:00:04.0 20 * [0x120100000 - 0x1201fffff] mem
  549. [SPEW ] PCI: 00:00:05.0 20 * [0x120200000 - 0x1202fffff] mem
  550. [SPEW ] PCI: 00:00:00.2 44 * [0x120300000 - 0x12037ffff] mem
  551. [SPEW ] PCI: 00:00:01.0 18 * [0x120380000 - 0x1203bffff] mem
  552. [SPEW ] PCI: 00:00:01.1 10 * [0x1203c0000 - 0x1203c3fff] mem
  553. [SPEW ] PCI: 00:00:14.2 10 * [0x1203c4000 - 0x1203c7fff] mem
  554. [SPEW ] PCI: 00:00:12.0 10 * [0x1203c8000 - 0x1203c8fff] mem
  555. [SPEW ] PCI: 00:00:13.0 10 * [0x1203c9000 - 0x1203c9fff] mem
  556. [SPEW ] PCI: 00:00:14.5 10 * [0x1203ca000 - 0x1203cafff] mem
  557. [SPEW ] PCI: 00:00:16.0 10 * [0x1203cb000 - 0x1203cbfff] mem
  558. [SPEW ] PCI: 00:00:11.0 24 * [0x1203cc000 - 0x1203cc7ff] mem
  559. [SPEW ] PCI: 00:00:12.2 10 * [0x1203cd000 - 0x1203cd0ff] mem
  560. [SPEW ] PCI: 00:00:13.2 10 * [0x1203ce000 - 0x1203ce0ff] mem
  561. [SPEW ] PCI: 00:00:16.2 10 * [0x1203cf000 - 0x1203cf0ff] mem
  562. [SPEW ] DOMAIN: 00000000 mem: base: 1203cf100 size: 203cf100 align: 28 gran: 0 limit: ffffffff done
  563. [SPEW ] avoid_fixed_resources: DOMAIN: 00000000
  564. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000000 limit 0000ffff
  565. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000100 limit fdffffff
  566. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000200 limit ffffffff
  567. [SPEW ] constrain_resources: PCI: 00:00:14.3 10000000 base 00000000 limit 00000fff io (fixed)
  568. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000000 base 00001000 limit 0000ffff
  569. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000100 base d0000000 limit fdffffff
  570. [SPEW ] avoid_fixed_resources:@DOMAIN: 00000000 10000200 base d0000000 limit fdffffff
  571. [INFO ] Setting resources...
  572. [SPEW ] DOMAIN: 00000000 io: base:1000 size:2428 align:12 gran:0 limit:ffff
  573. [SPEW ] PCI: 00:00:02.0 1c * [0x1000 - 0x1fff] io
  574. [SPEW ] PCI: 00:00:04.0 1c * [0x2000 - 0x2fff] io
  575. [SPEW ] PCI: 00:00:01.0 14 * [0x3000 - 0x30ff] io
  576. [SPEW ] PCI: 00:00:11.0 20 * [0x3400 - 0x340f] io
  577. [SPEW ] PCI: 00:00:11.0 10 * [0x3410 - 0x3417] io
  578. [SPEW ] PCI: 00:00:11.0 18 * [0x3418 - 0x341f] io
  579. [SPEW ] PCI: 00:00:11.0 14 * [0x3420 - 0x3423] io
  580. [SPEW ] PCI: 00:00:11.0 1c * [0x3424 - 0x3427] io
  581. [SPEW ] DOMAIN: 00000000 io: next_base: 3428 size: 2428 align: 12 gran: 0 done
  582. [SPEW ] PCI: 00:00:02.0 io: base:1000 size:1000 align:12 gran:12 limit:1fff
  583. [SPEW ] PCI: 00:01:00.0 20 * [0x1000 - 0x10ff] io
  584. [SPEW ] PCI: 00:00:02.0 io: next_base: 1100 size: 1000 align: 12 gran: 12 done
  585. [SPEW ] PCI: 00:00:04.0 io: base:2000 size:1000 align:12 gran:12 limit:2fff
  586. [SPEW ] PCI: 00:02:00.0 18 * [0x2000 - 0x207f] io
  587. [SPEW ] PCI: 00:00:04.0 io: next_base: 2080 size: 1000 align: 12 gran: 12 done
  588. [SPEW ] PCI: 00:00:05.0 io: base:0 size:0 align:12 gran:12 limit:ffff
  589. [SPEW ] PCI: 00:00:05.0 io: next_base: 0 size: 0 align: 12 gran: 12 done
  590. [SPEW ] PCI: 00:00:14.4 io: base:0 size:0 align:12 gran:12 limit:ffff
  591. [SPEW ] PCI: 00:00:14.4 io: next_base: 0 size: 0 align: 12 gran: 12 done
  592. [SPEW ] DOMAIN: 00000000 mem: base:d0000000 size:203cf100 align:28 gran:0 limit:fdffffff
  593. [SPEW ] PCI: 00:00:01.0 10 * [0xd0000000 - 0xdfffffff] prefmem
  594. [SPEW ] PCI: 00:00:02.0 24 * [0xe0000000 - 0xefffffff] prefmem
  595. [SPEW ] PCI: 00:00:02.0 20 * [0xf0000000 - 0xf00fffff] mem
  596. [SPEW ] PCI: 00:00:04.0 20 * [0xf0100000 - 0xf01fffff] mem
  597. [SPEW ] PCI: 00:00:05.0 20 * [0xf0200000 - 0xf02fffff] mem
  598. [SPEW ] PCI: 00:00:00.2 44 * [0xf0300000 - 0xf037ffff] mem
  599. [SPEW ] PCI: 00:00:01.0 18 * [0xf0380000 - 0xf03bffff] mem
  600. [SPEW ] PCI: 00:00:01.1 10 * [0xf03c0000 - 0xf03c3fff] mem
  601. [SPEW ] PCI: 00:00:14.2 10 * [0xf03c4000 - 0xf03c7fff] mem
  602. [SPEW ] PCI: 00:00:12.0 10 * [0xf03c8000 - 0xf03c8fff] mem
  603. [SPEW ] PCI: 00:00:13.0 10 * [0xf03c9000 - 0xf03c9fff] mem
  604. [SPEW ] PCI: 00:00:14.5 10 * [0xf03ca000 - 0xf03cafff] mem
  605. [SPEW ] PCI: 00:00:16.0 10 * [0xf03cb000 - 0xf03cbfff] mem
  606. [SPEW ] PCI: 00:00:11.0 24 * [0xf03cc000 - 0xf03cc7ff] mem
  607. [SPEW ] PCI: 00:00:12.2 10 * [0xf03cd000 - 0xf03cd0ff] mem
  608. [SPEW ] PCI: 00:00:13.2 10 * [0xf03ce000 - 0xf03ce0ff] mem
  609. [SPEW ] PCI: 00:00:16.2 10 * [0xf03cf000 - 0xf03cf0ff] mem
  610. [SPEW ] DOMAIN: 00000000 mem: next_base: f03cf100 size: 203cf100 align: 28 gran: 0 done
  611. [SPEW ] PCI: 00:00:02.0 prefmem: base:e0000000 size:10000000 align:28 gran:20 limit:efffffff
  612. [SPEW ] PCI: 00:01:00.0 10 * [0xe0000000 - 0xefffffff] prefmem
  613. [SPEW ] PCI: 00:00:02.0 prefmem: next_base: f0000000 size: 10000000 align: 28 gran: 20 done
  614. [SPEW ] PCI: 00:00:02.0 mem: base:f0000000 size:100000 align:20 gran:20 limit:f00fffff
  615. [SPEW ] PCI: 00:01:00.0 18 * [0xf0000000 - 0xf003ffff] mem
  616. [SPEW ] PCI: 00:01:00.0 30 * [0xf0040000 - 0xf005ffff] mem
  617. [SPEW ] PCI: 00:00:02.0 mem: next_base: f0060000 size: 100000 align: 20 gran: 20 done
  618. [SPEW ] PCI: 00:00:04.0 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  619. [SPEW ] PCI: 00:00:04.0 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  620. [SPEW ] PCI: 00:00:04.0 mem: base:f0100000 size:100000 align:20 gran:20 limit:f01fffff
  621. [SPEW ] PCI: 00:02:00.0 10 * [0xf0100000 - 0xf013ffff] mem
  622. [SPEW ] PCI: 00:00:04.0 mem: next_base: f0140000 size: 100000 align: 20 gran: 20 done
  623. [SPEW ] PCI: 00:00:05.0 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  624. [SPEW ] PCI: 00:00:05.0 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  625. [SPEW ] PCI: 00:00:05.0 mem: base:f0200000 size:100000 align:20 gran:20 limit:f02fffff
  626. [SPEW ] PCI: 00:03:00.0 10 * [0xf0200000 - 0xf027ffff] mem
  627. [SPEW ] PCI: 00:03:00.0 30 * [0xf0280000 - 0xf028ffff] mem
  628. [SPEW ] PCI: 00:00:05.0 mem: next_base: f0290000 size: 100000 align: 20 gran: 20 done
  629. [SPEW ] PCI: 00:00:14.4 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  630. [SPEW ] PCI: 00:00:14.4 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  631. [SPEW ] PCI: 00:00:14.4 mem: base:0 size:0 align:20 gran:20 limit:fdffffff
  632. [SPEW ] PCI: 00:00:14.4 mem: next_base: 0 size: 0 align: 20 gran: 20 done
  633. [SPEW ] DOMAIN: 00000000 mem: base:d0000000 size:203cf100 align:28 gran:0 limit:fdffffff
  634. [SPEW ] PCI: 00:00:01.0 10 * [0xd0000000 - 0xdfffffff] prefmem
  635. [SPEW ] PCI: 00:00:02.0 24 * [0xe0000000 - 0xefffffff] prefmem
  636. [SPEW ] PCI: 00:00:02.0 20 * [0xf0000000 - 0xf00fffff] mem
  637. [SPEW ] PCI: 00:00:04.0 20 * [0xf0100000 - 0xf01fffff] mem
  638. [SPEW ] PCI: 00:00:05.0 20 * [0xf0200000 - 0xf02fffff] mem
  639. [SPEW ] PCI: 00:00:00.2 44 * [0xf0300000 - 0xf037ffff] mem
  640. [SPEW ] PCI: 00:00:01.0 18 * [0xf0380000 - 0xf03bffff] mem
  641. [SPEW ] PCI: 00:00:01.1 10 * [0xf03c0000 - 0xf03c3fff] mem
  642. [SPEW ] PCI: 00:00:14.2 10 * [0xf03c4000 - 0xf03c7fff] mem
  643. [SPEW ] PCI: 00:00:12.0 10 * [0xf03c8000 - 0xf03c8fff] mem
  644. [SPEW ] PCI: 00:00:13.0 10 * [0xf03c9000 - 0xf03c9fff] mem
  645. [SPEW ] PCI: 00:00:14.5 10 * [0xf03ca000 - 0xf03cafff] mem
  646. [SPEW ] PCI: 00:00:16.0 10 * [0xf03cb000 - 0xf03cbfff] mem
  647. [SPEW ] PCI: 00:00:11.0 24 * [0xf03cc000 - 0xf03cc7ff] mem
  648. [SPEW ] PCI: 00:00:12.2 10 * [0xf03cd000 - 0xf03cd0ff] mem
  649. [SPEW ] PCI: 00:00:13.2 10 * [0xf03ce000 - 0xf03ce0ff] mem
  650. [SPEW ] PCI: 00:00:16.2 10 * [0xf03cf000 - 0xf03cf0ff] mem
  651. [SPEW ] DOMAIN: 00000000 mem: next_base: f03cf100 size: 203cf100 align: 28 gran: 0 done
  652. [SPEW ] PCI: 00:00:02.0 prefmem: base:e0000000 size:10000000 align:28 gran:20 limit:efffffff
  653. [SPEW ] PCI: 00:01:00.0 10 * [0xe0000000 - 0xefffffff] prefmem
  654. [SPEW ] PCI: 00:00:02.0 prefmem: next_base: f0000000 size: 10000000 align: 28 gran: 20 done
  655. [SPEW ] PCI: 00:00:02.0 mem: base:f0000000 size:100000 align:20 gran:20 limit:f00fffff
  656. [SPEW ] PCI: 00:01:00.0 18 * [0xf0000000 - 0xf003ffff] mem
  657. [SPEW ] PCI: 00:01:00.0 30 * [0xf0040000 - 0xf005ffff] mem
  658. [SPEW ] PCI: 00:00:02.0 mem: next_base: f0060000 size: 100000 align: 20 gran: 20 done
  659. [SPEW ] PCI: 00:00:04.0 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  660. [SPEW ] PCI: 00:00:04.0 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  661. [SPEW ] PCI: 00:00:04.0 mem: base:f0100000 size:100000 align:20 gran:20 limit:f01fffff
  662. [SPEW ] PCI: 00:02:00.0 10 * [0xf0100000 - 0xf013ffff] mem
  663. [SPEW ] PCI: 00:00:04.0 mem: next_base: f0140000 size: 100000 align: 20 gran: 20 done
  664. [SPEW ] PCI: 00:00:05.0 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  665. [SPEW ] PCI: 00:00:05.0 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  666. [SPEW ] PCI: 00:00:05.0 mem: base:f0200000 size:100000 align:20 gran:20 limit:f02fffff
  667. [SPEW ] PCI: 00:03:00.0 10 * [0xf0200000 - 0xf027ffff] mem
  668. [SPEW ] PCI: 00:03:00.0 30 * [0xf0280000 - 0xf028ffff] mem
  669. [SPEW ] PCI: 00:00:05.0 mem: next_base: f0290000 size: 100000 align: 20 gran: 20 done
  670. [SPEW ] PCI: 00:00:14.4 prefmem: base:0 size:0 align:20 gran:20 limit:fdffffff
  671. [SPEW ] PCI: 00:00:14.4 prefmem: next_base: 0 size: 0 align: 20 gran: 20 done
  672. [SPEW ] PCI: 00:00:14.4 mem: base:0 size:0 align:20 gran:20 limit:fdffffff
  673. [SPEW ] PCI: 00:00:14.4 mem: next_base: 0 size: 0 align: 20 gran: 20 done
  674. [SPEW ] Root Device assign_resources, segment group 0 bus 0 link: 0
  675. [SPEW ] dev: DOMAIN: 00000000, index: 0x10, base: 0x0, size: 0xa0000
  676. [SPEW ] dev: DOMAIN: 00000000, index: 0x20, base: 0xc0000, size: 0x7ff40000
  677. [SPEW ] dev: DOMAIN: 00000000, index: 0x30, base: 0x100000000, size: 0x37f000000
  678. [DEBUG] node 0: mmio_basek=00200000, basek=00400000, limitk=011fc000
  679. [INFO ] add_uma_resource_below_tolm: uma size 0x20000000, memory start 0x60000000
  680. [SPEW ] dev: DOMAIN: 00000000, index: 0x7, base: 0x60000000, size: 0x20000000
  681. [SPEW ] DOMAIN: 00000000 assign_resources, segment group 0 bus 0 link: 0
  682. [DEBUG] PCI: 00:00:00.2 44 <- [0x00000000f0300000 - 0x00000000f037ffff] size 0x00080000 gran 0x13 mem
  683. [DEBUG] PCI: 00:00:01.0 10 <- [0x00000000d0000000 - 0x00000000dfffffff] size 0x10000000 gran 0x1c prefmem
  684. [DEBUG] PCI: 00:00:01.0 14 <- [0x0000000000003000 - 0x00000000000030ff] size 0x00000100 gran 0x08 io
  685. [DEBUG] PCI: 00:00:01.0 18 <- [0x00000000f0380000 - 0x00000000f03bffff] size 0x00040000 gran 0x12 mem
  686. [DEBUG] PCI: 00:00:01.1 10 <- [0x00000000f03c0000 - 0x00000000f03c3fff] size 0x00004000 gran 0x0e mem
  687. [DEBUG] PCI: 00:00:02.0 1c <- [0x0000000000001000 - 0x0000000000001fff] size 0x00001000 gran 0x0c seg 00 bus 01 io
  688. [DEBUG] PCI: 00:00:02.0 24 <- [0x00000000e0000000 - 0x00000000efffffff] size 0x10000000 gran 0x14 seg 00 bus 01 prefmem
  689. [DEBUG] PCI: 00:00:02.0 20 <- [0x00000000f0000000 - 0x00000000f00fffff] size 0x00100000 gran 0x14 seg 00 bus 01 mem
  690. [SPEW ] PCI: 00:00:02.0 assign_resources, segment group 0 bus 1 link: 0
  691. [DEBUG] PCI: 00:01:00.0 10 <- [0x00000000e0000000 - 0x00000000efffffff] size 0x10000000 gran 0x1c prefmem64
  692. [DEBUG] PCI: 00:01:00.0 18 <- [0x00000000f0000000 - 0x00000000f003ffff] size 0x00040000 gran 0x12 mem64
  693. [DEBUG] PCI: 00:01:00.0 20 <- [0x0000000000001000 - 0x00000000000010ff] size 0x00000100 gran 0x08 io
  694. [DEBUG] PCI: 00:01:00.0 30 <- [0x00000000f0040000 - 0x00000000f005ffff] size 0x00020000 gran 0x11 romem
  695. [SPEW ] PCI: 00:00:02.0 assign_resources, segment group 0 bus 1 link: 0 done
  696. [DEBUG] PCI: 00:00:04.0 1c <- [0x0000000000002000 - 0x0000000000002fff] size 0x00001000 gran 0x0c seg 00 bus 02 io
  697. [DEBUG] PCI: 00:00:04.0 24 <- [0x00000000fdffffff - 0x00000000fdfffffe] size 0x00000000 gran 0x14 seg 00 bus 02 prefmem
  698. [DEBUG] PCI: 00:00:04.0 20 <- [0x00000000f0100000 - 0x00000000f01fffff] size 0x00100000 gran 0x14 seg 00 bus 02 mem
  699. [SPEW ] PCI: 00:00:04.0 assign_resources, segment group 0 bus 2 link: 0
  700. [DEBUG] PCI: 00:02:00.0 10 <- [0x00000000f0100000 - 0x00000000f013ffff] size 0x00040000 gran 0x12 mem64
  701. [DEBUG] PCI: 00:02:00.0 18 <- [0x0000000000002000 - 0x000000000000207f] size 0x00000080 gran 0x07 io
  702. [SPEW ] PCI: 00:00:04.0 assign_resources, segment group 0 bus 2 link: 0 done
  703. [DEBUG] PCI: 00:00:05.0 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 03 io
  704. [DEBUG] PCI: 00:00:05.0 24 <- [0x00000000fdffffff - 0x00000000fdfffffe] size 0x00000000 gran 0x14 seg 00 bus 03 prefmem
  705. [DEBUG] PCI: 00:00:05.0 20 <- [0x00000000f0200000 - 0x00000000f02fffff] size 0x00100000 gran 0x14 seg 00 bus 03 mem
  706. [SPEW ] PCI: 00:00:05.0 assign_resources, segment group 0 bus 3 link: 0
  707. [DEBUG] PCI: 00:03:00.0 10 <- [0x00000000f0200000 - 0x00000000f027ffff] size 0x00080000 gran 0x13 mem64
  708. [DEBUG] PCI: 00:03:00.0 30 <- [0x00000000f0280000 - 0x00000000f028ffff] size 0x00010000 gran 0x10 romem
  709. [SPEW ] PCI: 00:00:05.0 assign_resources, segment group 0 bus 3 link: 0 done
  710. [DEBUG] PCI: 00:00:11.0 10 <- [0x0000000000003410 - 0x0000000000003417] size 0x00000008 gran 0x03 io
  711. [DEBUG] PCI: 00:00:11.0 14 <- [0x0000000000003420 - 0x0000000000003423] size 0x00000004 gran 0x02 io
  712. [DEBUG] PCI: 00:00:11.0 18 <- [0x0000000000003418 - 0x000000000000341f] size 0x00000008 gran 0x03 io
  713. [DEBUG] PCI: 00:00:11.0 1c <- [0x0000000000003424 - 0x0000000000003427] size 0x00000004 gran 0x02 io
  714. [DEBUG] PCI: 00:00:11.0 20 <- [0x0000000000003400 - 0x000000000000340f] size 0x00000010 gran 0x04 io
  715. [DEBUG] PCI: 00:00:11.0 24 <- [0x00000000f03cc000 - 0x00000000f03cc7ff] size 0x00000800 gran 0x0b mem
  716. [DEBUG] PCI: 00:00:12.0 10 <- [0x00000000f03c8000 - 0x00000000f03c8fff] size 0x00001000 gran 0x0c mem
  717. [DEBUG] PCI: 00:00:12.2 EHCI Debug Port hook triggered
  718. [DEBUG] PCI: 00:00:12.2 10 <- [0x00000000f03cd000 - 0x00000000f03cd0ff] size 0x00000100 gran 0x08 mem
  719. [DEBUG] PCI: 00:00:12.2 10 <- [0x00000000f03cd000 - 0x00000000f03cd0ff] size 0x00000100 gran 0x08 mem
  720. [DEBUG] PCI: 00:00:12.2 EHCI Debug Port relocated
  721. [DEBUG] PCI: 00:00:13.0 10 <- [0x00000000f03c9000 - 0x00000000f03c9fff] size 0x00001000 gran 0x0c mem
  722. [DEBUG] PCI: 00:00:13.2 10 <- [0x00000000f03ce000 - 0x00000000f03ce0ff] size 0x00000100 gran 0x08 mem
  723. [DEBUG] PCI: 00:00:14.2 10 <- [0x00000000f03c4000 - 0x00000000f03c7fff] size 0x00004000 gran 0x0e mem64
  724. [SPEW ] PCI: 00:00:14.3 assign_resources, segment group 0 bus 0 link: 0
  725. [SPEW ] PCI: 00:00:14.3 assign_resources, segment group 0 bus 0 link: 0 done
  726. [DEBUG] PCI: 00:00:14.4 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 bus 04 io
  727. [DEBUG] PCI: 00:00:14.4 24 <- [0x00000000fdffffff - 0x00000000fdfffffe] size 0x00000000 gran 0x14 seg 00 bus 04 prefmem
  728. [DEBUG] PCI: 00:00:14.4 20 <- [0x00000000fdffffff - 0x00000000fdfffffe] size 0x00000000 gran 0x14 seg 00 bus 04 mem
  729. [DEBUG] PCI: 00:00:14.5 10 <- [0x00000000f03ca000 - 0x00000000f03cafff] size 0x00001000 gran 0x0c mem
  730. [DEBUG] PCI: 00:00:16.0 10 <- [0x00000000f03cb000 - 0x00000000f03cbfff] size 0x00001000 gran 0x0c mem
  731. [DEBUG] PCI: 00:00:16.2 10 <- [0x00000000f03cf000 - 0x00000000f03cf0ff] size 0x00000100 gran 0x08 mem
  732. [SPEW ] DOMAIN: 00000000 assign_resources, segment group 0 bus 0 link: 0 done
  733. [SPEW ] Root Device assign_resources, segment group 0 bus 0 link: 0 done
  734. [INFO ] Done setting resources.
  735. [SPEW ] Show resources in subtree (Root Device)...After assigning values.
  736. [DEBUG] Root Device child on link 0 CPU_CLUSTER: 0
  737. [DEBUG] CPU_CLUSTER: 0 child on link 0 APIC: 10
  738. [DEBUG] APIC: 10
  739. [DEBUG] APIC: 11
  740. [DEBUG] APIC: 12
  741. [DEBUG] APIC: 13
  742. [DEBUG] DOMAIN: 00000000 child on link 0 PCI: 00:00:00.0
  743. [SPEW ] DOMAIN: 00000000 resource base 1000 size 2428 align 12 gran 0 limit ffff flags 40040100 index 10000000
  744. [SPEW ] DOMAIN: 00000000 resource base d0000000 size 203cf100 align 28 gran 0 limit fdffffff flags 40040200 index 10000100
  745. [SPEW ] DOMAIN: 00000000 resource base d0000000 size 203cf100 align 28 gran 0 limit fdffffff flags 40040200 index 10000200
  746. [SPEW ] DOMAIN: 00000000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 10
  747. [SPEW ] DOMAIN: 00000000 resource base c0000 size 7ff40000 align 0 gran 0 limit 0 flags e0004200 index 20
  748. [SPEW ] DOMAIN: 00000000 resource base 100000000 size 37f000000 align 0 gran 0 limit 0 flags e0004200 index 30
  749. [SPEW ] DOMAIN: 00000000 resource base 60000000 size 20000000 align 0 gran 0 limit 0 flags f0000200 index 7
  750. [DEBUG] PCI: 00:00:00.0
  751. [DEBUG] PCI: 00:00:00.2
  752. [SPEW ] PCI: 00:00:00.2 resource base f0300000 size 80000 align 19 gran 19 limit f037ffff flags 60000200 index 44
  753. [DEBUG] PCI: 00:00:01.0
  754. [SPEW ] PCI: 00:00:01.0 resource base d0000000 size 10000000 align 28 gran 28 limit dfffffff flags 60001200 index 10
  755. [SPEW ] PCI: 00:00:01.0 resource base 3000 size 100 align 8 gran 8 limit 30ff flags 60000100 index 14
  756. [SPEW ] PCI: 00:00:01.0 resource base f0380000 size 40000 align 18 gran 18 limit f03bffff flags 60000200 index 18
  757. [DEBUG] PCI: 00:00:01.1
  758. [SPEW ] PCI: 00:00:01.1 resource base f03c0000 size 4000 align 14 gran 14 limit f03c3fff flags 60000200 index 10
  759. [DEBUG] PCI: 00:00:02.0 child on link 0 PCI: 00:01:00.0
  760. [SPEW ] PCI: 00:00:02.0 resource base 1000 size 1000 align 12 gran 12 limit 1fff flags 60080102 index 1c
  761. [SPEW ] PCI: 00:00:02.0 resource base e0000000 size 10000000 align 28 gran 20 limit efffffff flags 60081202 index 24
  762. [SPEW ] PCI: 00:00:02.0 resource base f0000000 size 100000 align 20 gran 20 limit f00fffff flags 60080202 index 20
  763. [DEBUG] PCI: 00:01:00.0
  764. [SPEW ] PCI: 00:01:00.0 resource base e0000000 size 10000000 align 28 gran 28 limit efffffff flags 60001201 index 10
  765. [SPEW ] PCI: 00:01:00.0 resource base f0000000 size 40000 align 18 gran 18 limit f003ffff flags 60000201 index 18
  766. [SPEW ] PCI: 00:01:00.0 resource base 1000 size 100 align 8 gran 8 limit 10ff flags 60000100 index 20
  767. [SPEW ] PCI: 00:01:00.0 resource base f0040000 size 20000 align 17 gran 17 limit f005ffff flags 60002200 index 30
  768. [DEBUG] PCI: 00:00:04.0 child on link 0 PCI: 00:02:00.0
  769. [SPEW ] PCI: 00:00:04.0 resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 60080102 index 1c
  770. [SPEW ] PCI: 00:00:04.0 resource base fdffffff size 0 align 20 gran 20 limit fdffffff flags 60081202 index 24
  771. [SPEW ] PCI: 00:00:04.0 resource base f0100000 size 100000 align 20 gran 20 limit f01fffff flags 60080202 index 20
  772. [DEBUG] PCI: 00:02:00.0
  773. [SPEW ] PCI: 00:02:00.0 resource base f0100000 size 40000 align 18 gran 18 limit f013ffff flags 60000201 index 10
  774. [SPEW ] PCI: 00:02:00.0 resource base 2000 size 80 align 7 gran 7 limit 207f flags 60000100 index 18
  775. [DEBUG] PCI: 00:00:05.0 child on link 0 PCI: 00:03:00.0
  776. [SPEW ] PCI: 00:00:05.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
  777. [SPEW ] PCI: 00:00:05.0 resource base fdffffff size 0 align 20 gran 20 limit fdffffff flags 60081202 index 24
  778. [SPEW ] PCI: 00:00:05.0 resource base f0200000 size 100000 align 20 gran 20 limit f02fffff flags 60080202 index 20
  779. [DEBUG] PCI: 00:03:00.0
  780. [SPEW ] PCI: 00:03:00.0 resource base f0200000 size 80000 align 19 gran 19 limit f027ffff flags 60000201 index 10
  781. [SPEW ] PCI: 00:03:00.0 resource base f0280000 size 10000 align 16 gran 16 limit f028ffff flags 60002200 index 30
  782. [DEBUG] PCI: 00:00:11.0
  783. [SPEW ] PCI: 00:00:11.0 resource base 3410 size 8 align 3 gran 3 limit 3417 flags 60000100 index 10
  784. [SPEW ] PCI: 00:00:11.0 resource base 3420 size 4 align 2 gran 2 limit 3423 flags 60000100 index 14
  785. [SPEW ] PCI: 00:00:11.0 resource base 3418 size 8 align 3 gran 3 limit 341f flags 60000100 index 18
  786. [SPEW ] PCI: 00:00:11.0 resource base 3424 size 4 align 2 gran 2 limit 3427 flags 60000100 index 1c
  787. [SPEW ] PCI: 00:00:11.0 resource base 3400 size 10 align 4 gran 4 limit 340f flags 60000100 index 20
  788. [SPEW ] PCI: 00:00:11.0 resource base f03cc000 size 800 align 12 gran 11 limit f03cc7ff flags 60000200 index 24
  789. [DEBUG] PCI: 00:00:12.0
  790. [SPEW ] PCI: 00:00:12.0 resource base f03c8000 size 1000 align 12 gran 12 limit f03c8fff flags 60000200 index 10
  791. [DEBUG] PCI: 00:00:12.2
  792. [SPEW ] PCI: 00:00:12.2 resource base f03cd000 size 100 align 12 gran 8 limit f03cd0ff flags 60000200 index 10
  793. [DEBUG] PCI: 00:00:13.0
  794. [SPEW ] PCI: 00:00:13.0 resource base f03c9000 size 1000 align 12 gran 12 limit f03c9fff flags 60000200 index 10
  795. [DEBUG] PCI: 00:00:13.2
  796. [SPEW ] PCI: 00:00:13.2 resource base f03ce000 size 100 align 12 gran 8 limit f03ce0ff flags 60000200 index 10
  797. [DEBUG] PCI: 00:00:14.0
  798. [DEBUG] PCI: 00:00:14.2
  799. [SPEW ] PCI: 00:00:14.2 resource base f03c4000 size 4000 align 14 gran 14 limit f03c7fff flags 60000201 index 10
  800. [DEBUG] PCI: 00:00:14.3 child on link 0 PNP: 00ff.1
  801. [SPEW ] PCI: 00:00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
  802. [SPEW ] PCI: 00:00:14.3 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
  803. [SPEW ] PCI: 00:00:14.3 resource base fec10000 size 400 align 0 gran 0 limit 0 flags f0000200 index 2
  804. [SPEW ] PCI: 00:00:14.3 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
  805. [DEBUG] PNP: 00ff.1
  806. [DEBUG] PNP: 00ff.0
  807. [DEBUG] PCI: 00:00:14.4
  808. [SPEW ] PCI: 00:00:14.4 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
  809. [SPEW ] PCI: 00:00:14.4 resource base fdffffff size 0 align 20 gran 20 limit fdffffff flags 60081202 index 24
  810. [SPEW ] PCI: 00:00:14.4 resource base fdffffff size 0 align 20 gran 20 limit fdffffff flags 60080202 index 20
  811. [DEBUG] PCI: 00:00:14.5
  812. [SPEW ] PCI: 00:00:14.5 resource base f03ca000 size 1000 align 12 gran 12 limit f03cafff flags 60000200 index 10
  813. [DEBUG] PCI: 00:00:16.0
  814. [SPEW ] PCI: 00:00:16.0 resource base f03cb000 size 1000 align 12 gran 12 limit f03cbfff flags 60000200 index 10
  815. [DEBUG] PCI: 00:00:16.2
  816. [SPEW ] PCI: 00:00:16.2 resource base f03cf000 size 100 align 12 gran 8 limit f03cf0ff flags 60000200 index 10
  817. [DEBUG] PCI: 00:00:18.0
  818. [SPEW ] PCI: 00:00:18.0 resource base f8000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  819. [DEBUG] PCI: 00:00:18.1
  820. [DEBUG] PCI: 00:00:18.2
  821. [DEBUG] PCI: 00:00:18.3
  822. [DEBUG] PCI: 00:00:18.4
  823. [DEBUG] PCI: 00:00:18.5
  824. [INFO ] Done allocating resources.
  825. [DEBUG] BS: BS_DEV_RESOURCES run times (exec / console): 1 / 1 ms
  826.  
  827. [DEBUG] APIC 00: ** Enter AmdInitMid [00020005]
  828. [INFO ] Timestamp - calling AmdInitMid: 33334009384
  829. [INFO ] Timestamp - back from AmdInitMid: 33361221487
  830. [DEBUG] AmdInitMid() returned AGESA_SUCCESS
  831. [DEBUG] APIC 00: Heap in SystemMem (4) at 0x10000014
  832. [DEBUG] APIC 00: ** Exit AmdInitMid [00020005]
  833. [DEBUG] PCI_INTR tables: Writing registers C00/C01 for PIC mode PCI IRQ routing:
  834. [DEBUG] PCI_INTR_INDEX PCI_INTR_DATA
  835. [DEBUG] 0x00 INTA# : 0x03
  836. [DEBUG] 0x01 INTB# : 0x04
  837. [DEBUG] 0x02 INTC# : 0x05
  838. [DEBUG] 0x03 INTD# : 0x07
  839. [DEBUG] 0x04 INTE# : 0x1F
  840. [DEBUG] 0x05 INTF# : 0x1F
  841. [DEBUG] 0x06 INTG# : 0x1F
  842. [DEBUG] 0x07 INTH# : 0x1F
  843. [DEBUG] 0x08 Misc : 0xAA
  844. [DEBUG] 0x09 Misc0 : 0xF1
  845. [DEBUG] 0x0A Misc1 : 0x00
  846. [DEBUG] 0x0B Misc2 : 0x00
  847. [DEBUG] 0x0C Ser IRQ INTA : 0x1F
  848. [DEBUG] 0x0D Ser IRQ INTB : 0x1F
  849. [DEBUG] 0x0E Ser IRQ INTC : 0x1F
  850. [DEBUG] 0x0F Ser IRQ INTD : 0x1F
  851. [DEBUG] 0x10 SCI : 0x09
  852. [DEBUG] 0x11 SMBUS0 : 0x1F
  853. [DEBUG] 0x12 ASF : 0x1F
  854. [DEBUG] 0x13 HDA : 0x03
  855. [DEBUG] 0x14 SD : 0x1F
  856. [DEBUG] 0x15 GEC : 0x1F
  857. [DEBUG] 0x16 PerMon : 0x1F
  858. [DEBUG] 0x20 IMC INT0 : 0x1F
  859. [DEBUG] 0x21 IMC INT1 : 0x1F
  860. [DEBUG] 0x22 IMC INT2 : 0x1F
  861. [DEBUG] 0x23 IMC INT3 : 0x1F
  862. [DEBUG] 0x24 IMC INT4 : 0x1F
  863. [DEBUG] 0x25 IMC INT5 : 0x1F
  864. [DEBUG] 0x30 Dev18.0 INTA : 0x05
  865. [DEBUG] 0x31 Dev18.2 INTB : 0x04
  866. [DEBUG] 0x32 Dev19.0 INTA : 0x05
  867. [DEBUG] 0x33 Dev19.2 INTB : 0x04
  868. [DEBUG] 0x34 Dev22.0 INTA : 0x05
  869. [DEBUG] 0x35 Dev22.2 INTB : 0x04
  870. [DEBUG] 0x36 Dev20.5 INTC : 0x05
  871. [DEBUG] 0x40 IDE : 0x1F
  872. [DEBUG] 0x41 SATA : 0x07
  873. [DEBUG] 0x50 GPPInt0 : 0x1F
  874. [DEBUG] 0x51 GPPInt1 : 0x1F
  875. [DEBUG] 0x52 GPPInt2 : 0x1F
  876. [DEBUG] 0x53 GPPInt3 : 0x1F
  877. [DEBUG] PCI_INTR tables: Writing registers C00/C01 for APIC mode PCI IRQ routing:
  878. [DEBUG] PCI_INTR_INDEX PCI_INTR_DATA
  879. [DEBUG] 0x00 INTA# : 0x10
  880. [DEBUG] 0x01 INTB# : 0x11
  881. [DEBUG] 0x02 INTC# : 0x12
  882. [DEBUG] 0x03 INTD# : 0x13
  883. [DEBUG] 0x04 INTE# : 0x1F
  884. [DEBUG] 0x05 INTF# : 0x1F
  885. [DEBUG] 0x06 INTG# : 0x1F
  886. [DEBUG] 0x07 INTH# : 0x1F
  887. [DEBUG] 0x08 Misc : 0x00
  888. [DEBUG] 0x09 Misc0 : 0x00
  889. [DEBUG] 0x0A Misc1 : 0x00
  890. [DEBUG] 0x0B Misc2 : 0x00
  891. [DEBUG] 0x0C Ser IRQ INTA : 0x1F
  892. [DEBUG] 0x0D Ser IRQ INTB : 0x1F
  893. [DEBUG] 0x0E Ser IRQ INTC : 0x1F
  894. [DEBUG] 0x0F Ser IRQ INTD : 0x1F
  895. [DEBUG] 0x10 SCI : 0x09
  896. [DEBUG] 0x11 SMBUS0 : 0x1F
  897. [DEBUG] 0x12 ASF : 0x1F
  898. [DEBUG] 0x13 HDA : 0x10
  899. [DEBUG] 0x14 SD : 0x1F
  900. [DEBUG] 0x15 GEC : 0x1F
  901. [DEBUG] 0x16 PerMon : 0x1F
  902. [DEBUG] 0x20 IMC INT0 : 0x1F
  903. [DEBUG] 0x21 IMC INT1 : 0x1F
  904. [DEBUG] 0x22 IMC INT2 : 0x1F
  905. [DEBUG] 0x23 IMC INT3 : 0x1F
  906. [DEBUG] 0x24 IMC INT4 : 0x1F
  907. [DEBUG] 0x25 IMC INT5 : 0x1F
  908. [DEBUG] 0x30 Dev18.0 INTA : 0x12
  909. [DEBUG] 0x31 Dev18.2 INTB : 0x11
  910. [DEBUG] 0x32 Dev19.0 INTA : 0x12
  911. [DEBUG] 0x33 Dev19.2 INTB : 0x11
  912. [DEBUG] 0x34 Dev22.0 INTA : 0x12
  913. [DEBUG] 0x35 Dev22.2 INTB : 0x11
  914. [DEBUG] 0x36 Dev20.5 INTC : 0x12
  915. [DEBUG] 0x40 IDE : 0x1F
  916. [DEBUG] 0x41 SATA : 0x13
  917. [DEBUG] 0x50 GPPInt0 : 0x1F
  918. [DEBUG] 0x51 GPPInt1 : 0x1F
  919. [DEBUG] 0x52 GPPInt2 : 0x1F
  920. [DEBUG] 0x53 GPPInt3 : 0x1F
  921. [DEBUG] PCI_CFG IRQ: Write PCI config space IRQ assignments
  922. [SPEW ] PCI IRQ: Found device 0:00.02 using PIN A
  923. [SPEW ] Found this device in pirq_data table entry 0
  924. [SPEW ] Orig INT_PIN : 1 (PIN A)
  925. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  926. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  927. [SPEW ] PCI IRQ: Found device 0:01.00 using PIN A
  928. [SPEW ] Found this device in pirq_data table entry 1
  929. [SPEW ] Orig INT_PIN : 1 (PIN A)
  930. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  931. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  932. [SPEW ] PCI IRQ: Found device 0:01.01 using PIN B
  933. [SPEW ] Found this device in pirq_data table entry 2
  934. [SPEW ] Orig INT_PIN : 2 (PIN B)
  935. [SPEW ] PCI_INTR idx : 0x01 (INTB# )
  936. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  937. [SPEW ] PCI IRQ: Found device 0:02.00 using PIN A
  938. [SPEW ] Found this device in pirq_data table entry 3
  939. [SPEW ] Orig INT_PIN : 1 (PIN A)
  940. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  941. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  942. [SPEW ] PCI IRQ: Found device 0:04.00 using PIN A
  943. [SPEW ] Found this device in pirq_data table entry 4
  944. [SPEW ] Orig INT_PIN : 1 (PIN A)
  945. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  946. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  947. [SPEW ] PCI IRQ: Found device 0:05.00 using PIN A
  948. [SPEW ] Found this device in pirq_data table entry 5
  949. [SPEW ] Orig INT_PIN : 1 (PIN A)
  950. [SPEW ] PCI_INTR idx : 0x01 (INTB# )
  951. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  952. [SPEW ] PCI IRQ: Found device 0:11.00 using PIN A
  953. [SPEW ] Found this device in pirq_data table entry 7
  954. [SPEW ] Orig INT_PIN : 1 (PIN A)
  955. [SPEW ] PCI_INTR idx : 0x41 (SATA )
  956. [SPEW ] INT_LINE : 0x7 (IRQ 7)
  957. [SPEW ] PCI IRQ: Found device 0:12.00 using PIN A
  958. [SPEW ] Found this device in pirq_data table entry 8
  959. [SPEW ] Orig INT_PIN : 1 (PIN A)
  960. [SPEW ] PCI_INTR idx : 0x30 (Dev18.0 INTA)
  961. [SPEW ] INT_LINE : 0x5 (IRQ 5)
  962. [SPEW ] PCI IRQ: Found device 0:12.02 using PIN B
  963. [SPEW ] Found this device in pirq_data table entry 9
  964. [SPEW ] Orig INT_PIN : 2 (PIN B)
  965. [SPEW ] PCI_INTR idx : 0x31 (Dev18.2 INTB)
  966. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  967. [SPEW ] PCI IRQ: Found device 0:13.00 using PIN A
  968. [SPEW ] Found this device in pirq_data table entry 10
  969. [SPEW ] Orig INT_PIN : 1 (PIN A)
  970. [SPEW ] PCI_INTR idx : 0x32 (Dev19.0 INTA)
  971. [SPEW ] INT_LINE : 0x5 (IRQ 5)
  972. [SPEW ] PCI IRQ: Found device 0:13.02 using PIN B
  973. [SPEW ] Found this device in pirq_data table entry 11
  974. [SPEW ] Orig INT_PIN : 2 (PIN B)
  975. [SPEW ] PCI_INTR idx : 0x33 (Dev19.2 INTB)
  976. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  977. [SPEW ] PCI IRQ: Found device 0:14.02 using PIN A
  978. [SPEW ] Found this device in pirq_data table entry 14
  979. [SPEW ] Orig INT_PIN : 1 (PIN A)
  980. [SPEW ] PCI_INTR idx : 0x13 (HDA )
  981. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  982. [SPEW ] PCI IRQ: Found device 0:14.05 using PIN C
  983. [SPEW ] Found this device in pirq_data table entry 15
  984. [SPEW ] Orig INT_PIN : 3 (PIN C)
  985. [SPEW ] PCI_INTR idx : 0x36 (Dev20.5 INTC)
  986. [SPEW ] INT_LINE : 0x5 (IRQ 5)
  987. [SPEW ] PCI IRQ: Found device 0:16.00 using PIN A
  988. [SPEW ] Found this device in pirq_data table entry 12
  989. [SPEW ] Orig INT_PIN : 1 (PIN A)
  990. [SPEW ] PCI_INTR idx : 0x34 (Dev22.0 INTA)
  991. [SPEW ] INT_LINE : 0x5 (IRQ 5)
  992. [SPEW ] PCI IRQ: Found device 0:16.02 using PIN B
  993. [SPEW ] Found this device in pirq_data table entry 13
  994. [SPEW ] Orig INT_PIN : 2 (PIN B)
  995. [SPEW ] PCI_INTR idx : 0x35 (Dev22.2 INTB)
  996. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  997. [SPEW ] PCI IRQ: Found device 1:00.00 using PIN A
  998. [SPEW ] With INT_PIN swizzled to PIN A
  999. [SPEW ] Attached to bridge device 0:02h.00h
  1000. [SPEW ] Found this device in pirq_data table entry 3
  1001. [SPEW ] Orig INT_PIN : 1 (PIN A)
  1002. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  1003. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  1004. [SPEW ] PCI IRQ: Found device 2:00.00 using PIN A
  1005. [SPEW ] With INT_PIN swizzled to PIN A
  1006. [SPEW ] Attached to bridge device 0:04h.00h
  1007. [SPEW ] Found this device in pirq_data table entry 4
  1008. [SPEW ] Orig INT_PIN : 1 (PIN A)
  1009. [SPEW ] PCI_INTR idx : 0x00 (INTA# )
  1010. [SPEW ] INT_LINE : 0x3 (IRQ 3)
  1011. [SPEW ] PCI IRQ: Found device 3:00.00 using PIN A
  1012. [SPEW ] With INT_PIN swizzled to PIN A
  1013. [SPEW ] Attached to bridge device 0:05h.00h
  1014. [SPEW ] Found this device in pirq_data table entry 5
  1015. [SPEW ] Orig INT_PIN : 1 (PIN A)
  1016. [SPEW ] PCI_INTR idx : 0x01 (INTB# )
  1017. [SPEW ] INT_LINE : 0x4 (IRQ 4)
  1018. [DEBUG] PCI_CFG IRQ: Finished writing PCI config space IRQ assignments
  1019. [DEBUG] BS: BS_DEV_ENABLE entry times (exec / console): 6 / 0 ms
  1020. [INFO ] POST: 0x74
  1021. [INFO ] Timestamp - device enable: 33362801196
  1022. [INFO ] Enabling resources...
  1023. [DEBUG] PCI: 00:00:00.0 subsystem <- 1022/1410
  1024. [DEBUG] PCI: 00:00:00.0 cmd <- 06
  1025. [DEBUG] PCI: 00:00:00.2 subsystem <- 1022/1410
  1026. [DEBUG] PCI: 00:00:00.2 cmd <- 06
  1027. [DEBUG] PCI: 00:00:01.0 subsystem <- 1022/1410
  1028. [DEBUG] PCI: 00:00:01.0 cmd <- 07
  1029. [DEBUG] PCI: 00:00:01.1 subsystem <- 1022/1410
  1030. [DEBUG] PCI: 00:00:01.1 cmd <- 02
  1031. [DEBUG] PCI: 00:00:02.0 bridge ctrl <- 0013
  1032. [DEBUG] PCI: 00:00:02.0 cmd <- 07
  1033. [DEBUG] PCI: 00:00:04.0 bridge ctrl <- 0013
  1034. [DEBUG] PCI: 00:00:04.0 cmd <- 07
  1035. [DEBUG] PCI: 00:00:05.0 bridge ctrl <- 0013
  1036. [DEBUG] PCI: 00:00:05.0 cmd <- 06
  1037. [DEBUG] PCI: 00:00:11.0 cmd <- 03
  1038. [DEBUG] PCI: 00:00:12.0 subsystem <- 1022/1410
  1039. [DEBUG] PCI: 00:00:12.0 cmd <- 02
  1040. [DEBUG] PCI: 00:00:12.2 subsystem <- 1022/1410
  1041. [DEBUG] PCI: 00:00:12.2 cmd <- 02
  1042. [DEBUG] PCI: 00:00:13.0 subsystem <- 1022/1410
  1043. [DEBUG] PCI: 00:00:13.0 cmd <- 02
  1044. [DEBUG] PCI: 00:00:13.2 subsystem <- 1022/1410
  1045. [DEBUG] PCI: 00:00:13.2 cmd <- 02
  1046. [DEBUG] PCI: 00:00:14.0 subsystem <- 1022/1410
  1047. [DEBUG] PCI: 00:00:14.0 cmd <- 403
  1048. [DEBUG] PCI: 00:00:14.2 subsystem <- 1022/1410
  1049. [DEBUG] PCI: 00:00:14.2 cmd <- 02
  1050. [DEBUG] PCI: 00:00:14.3 subsystem <- 1022/1410
  1051. [DEBUG] PCI: 00:00:14.3 cmd <- 0f
  1052. [DEBUG] PCI: 00:00:14.4 bridge ctrl <- 0013
  1053. [DEBUG] PCI: 00:00:14.4 cmd <- 00
  1054. [DEBUG] PCI: 00:00:14.5 subsystem <- 1022/1410
  1055. [DEBUG] PCI: 00:00:14.5 cmd <- 02
  1056. [DEBUG] PCI: 00:00:16.0 cmd <- 02
  1057. [DEBUG] PCI: 00:00:16.2 cmd <- 02
  1058. [DEBUG] PCI: 00:00:18.0 cmd <- 00
  1059. [DEBUG] PCI: 00:00:18.1 subsystem <- 1022/1410
  1060. [DEBUG] PCI: 00:00:18.1 cmd <- 00
  1061. [DEBUG] PCI: 00:00:18.2 subsystem <- 1022/1410
  1062. [DEBUG] PCI: 00:00:18.2 cmd <- 00
  1063. [DEBUG] PCI: 00:00:18.3 subsystem <- 1022/1410
  1064. [DEBUG] PCI: 00:00:18.3 cmd <- 00
  1065. [DEBUG] PCI: 00:00:18.4 subsystem <- 1022/1410
  1066. [DEBUG] PCI: 00:00:18.4 cmd <- 00
  1067. [DEBUG] PCI: 00:00:18.5 subsystem <- 1022/1410
  1068. [DEBUG] PCI: 00:00:18.5 cmd <- 00
  1069. [DEBUG] PCI: 00:01:00.0 cmd <- 03
  1070. [DEBUG] PCI: 00:02:00.0 cmd <- 03
  1071. [DEBUG] PCI: 00:03:00.0 cmd <- 02
  1072. [INFO ] done.
  1073. [INFO ] POST: 0x75
  1074. [INFO ] Timestamp - device initialization: 33363156764
  1075. [INFO ] Initializing devices...
  1076. [INFO ] POST: 0x75
  1077. [DEBUG] CPU_CLUSTER: 0 init
  1078. [INFO ] LAPIC 0x10 in XAPIC mode.
  1079. [DEBUG] start_eip=0x00001000, code_size=0x00000031
  1080. [INFO ] Initializing CPU #0
  1081. [DEBUG] CPU: vendor AMD device 610f31
  1082. [DEBUG] CPU: family 15, model 13, stepping 01
  1083. [DEBUG] Model 15 Init.
  1084.  
  1085. [DEBUG] MTRR check
  1086. [DEBUG] Fixed MTRRs : Disabled
  1087. [DEBUG] Variable MTRRs: Enabled
  1088.  
  1089. [INFO ] POST: 0x93
  1090. [INFO ] Initializing SMM for CPU 0
  1091. [INFO ] CPU #0 initialized
  1092. [SPEW ] CPU1: stack_base 0x5fe08000, stack_top 0x5fe09ff8
  1093. [SPEW ] Asserting INIT.
  1094. [SPEW ] Waiting for send to finish...
  1095. [SPEW ] +Deasserting INIT.
  1096. [SPEW ] Waiting for send to finish...
  1097. [SPEW ] +#startup loops: 2.
  1098. [SPEW ] Sending STARTUP #1 to 17.
  1099. [SPEW ] After apic_write.
  1100. [SPEW ] Startup point 1.
  1101. [SPEW ] Waiting for send to finish...
  1102. [SPEW ] +Sending STARTUP #2 to 17.
  1103. [SPEW ] After apic_write.
  1104. [SPEW ] Startup point 1.
  1105. [SPEW ] Waiting for send to finish...
  1106. [SPEW ] +After Startup.
  1107. [INFO ] LAPIC 0x11 in XAPIC mode.
  1108. [INFO ] Initializing CPU #1
  1109. [DEBUG] CPU: vendor AMD device 610f31
  1110. [DEBUG] CPU: family 15, model 13, stepping 01
  1111. [DEBUG] Model 15 Init.
  1112.  
  1113. [DEBUG] MTRR check
  1114. [DEBUG] Fixed MTRRs : Disabled
  1115. [DEBUG] Variable MTRRs: Enabled
  1116.  
  1117. [INFO ] POST: 0x93
  1118. [INFO ] Initializing SMM for CPU 1
  1119. [INFO ] CPU #1 initialized
  1120. [SPEW ] CPU2: stack_base 0x5fe06000, stack_top 0x5fe07ff8
  1121. [SPEW ] Asserting INIT.
  1122. [SPEW ] Waiting for send to finish...
  1123. [SPEW ] +Deasserting INIT.
  1124. [SPEW ] Waiting for send to finish...
  1125. [SPEW ] +#startup loops: 2.
  1126. [SPEW ] Sending STARTUP #1 to 18.
  1127. [SPEW ] After apic_write.
  1128. [SPEW ] Startup point 1.
  1129. [SPEW ] Waiting for send to finish...
  1130. [SPEW ] +Sending STARTUP #2 to 18.
  1131. [SPEW ] After apic_write.
  1132. [SPEW ] Startup point 1.
  1133. [SPEW ] Waiting for send to finish...
  1134. [SPEW ] +After Startup.
  1135. [INFO ] LAPIC 0x12 in XAPIC mode.
  1136. [INFO ] Initializing CPU #2
  1137. [DEBUG] CPU: vendor AMD device 610f31
  1138. [DEBUG] CPU: family 15, model 13, stepping 01
  1139. [DEBUG] Model 15 Init.
  1140.  
  1141. [DEBUG] MTRR check
  1142. [DEBUG] Fixed MTRRs : Enabled
  1143. [DEBUG] Variable MTRRs: Enabled
  1144.  
  1145. [INFO ] POST: 0x93
  1146. [INFO ] Initializing SMM for CPU 2
  1147. [INFO ] CPU #2 initialized
  1148. [SPEW ] CPU3: stack_base 0x5fe04000, stack_top 0x5fe05ff8
  1149. [SPEW ] Asserting INIT.
  1150. [SPEW ] Waiting for send to finish...
  1151. [SPEW ] +Deasserting INIT.
  1152. [SPEW ] Waiting for send to finish...
  1153. [SPEW ] +#startup loops: 2.
  1154. [SPEW ] Sending STARTUP #1 to 19.
  1155. [SPEW ] After apic_write.
  1156. [SPEW ] Startup point 1.
  1157. [SPEW ] Waiting for send to finish...
  1158. [SPEW ] +Sending STARTUP #2 to 19.
  1159. [SPEW ] After apic_write.
  1160. [SPEW ] Startup point 1.
  1161. [SPEW ] Waiting for send to finish...
  1162. [SPEW ] +After Startup.
  1163. [INFO ] LAPIC 0x13 in XAPIC mode.
  1164. [INFO ] Waiting for 1 CPUS to stop
  1165. [INFO ] Initializing CPU #3
  1166. [DEBUG] CPU: vendor AMD device 610f31
  1167. [DEBUG] CPU: family 15, model 13, stepping 01
  1168. [DEBUG] Model 15 Init.
  1169.  
  1170. [DEBUG] MTRR check
  1171. [DEBUG] Fixed MTRRs : Enabled
  1172. [DEBUG] Variable MTRRs: Enabled
  1173.  
  1174. [INFO ] POST: 0x93
  1175. [INFO ] Initializing SMM for CPU 3
  1176. [INFO ] CPU #3 initialized
  1177. [DEBUG] All AP CPUs stopped (153 loops)
  1178. [SPEW ] CPU0: stack: 0x5fe0b000 - 0x5fe0d000, lowest used address 0x5fe0b56c, stack used: 6804 bytes
  1179. [SPEW ] CPU1: stack: 0x5fe08000 - 0x5fe0a000, lowest used address 0x5fe09d94, stack used: 620 bytes
  1180. [SPEW ] CPU2: stack: 0x5fe06000 - 0x5fe08000, lowest used address 0x5fe07d94, stack used: 620 bytes
  1181. [SPEW ] CPU3: stack: 0x5fe04000 - 0x5fe06000, lowest used address 0x5fe05d94, stack used: 620 bytes
  1182. [DEBUG] CPU_CLUSTER: 0 init finished in 41 msecs
  1183. [INFO ] POST: 0x75
  1184. [INFO ] POST: 0x75
  1185. [INFO ] POST: 0x75
  1186. [INFO ] POST: 0x75
  1187. [INFO ] POST: 0x75
  1188. [INFO ] POST: 0x75
  1189. [DEBUG] PCI: 00:00:00.0 init
  1190. [DEBUG] PCI: 00:00:00.0 init finished in 0 msecs
  1191. [INFO ] POST: 0x75
  1192. [INFO ] POST: 0x75
  1193. [DEBUG] PCI: 00:00:01.0 init
  1194. [INFO ] Timestamp - Option ROM initialization: 33571080628
  1195. [DEBUG] FMAP: area COREBOOT found @ 10200 (4128256 bytes)
  1196. [WARN ] CBFS: 'pci1002,9901.rom' not found.
  1197. [INFO ] CBFS: Found 'pci1002,990b.rom' @0x840c0 size 0xf200 in mcache @0x5fefd3b4
  1198. [INFO ] VB2:vb2_digest_init() 61952 bytes, hash algo 3, HW acceleration unsupported
  1199. [NOTE ] VGA_BIOS_ID should be the remapped PCI ID 1002,9901 in the VBIOS file
  1200. [DEBUG] In CBFS, ROM address for PCI: 00:00:01.0 = 0xffc94338
  1201. [SPEW ] PCI expansion ROM, signature 0xaa55, INIT size 0xf200, data ptr 0x01b4
  1202. [SPEW ] PCI ROM image, vendor ID 1002, device ID 990b,
  1203. [SPEW ] PCI ROM image, Class Code 030000, Code Type 00
  1204. [DEBUG] Copying VGA ROM Image from 0xffc94338 to 0xc0000, 0xf200 bytes
  1205. [INFO ] Timestamp - Option ROM copy done: 33663532199
  1206. [ERROR] fb_add_framebuffer_info_ex: Invalid framebuffer data provided
  1207. [DEBUG] PCI_CLASS_DISPLAY_VGA Option ROM was run
  1208. [INFO ] Timestamp - Option ROM run done: 34551490924
  1209. [DEBUG] PCI: 00:00:01.0 init finished in 196 msecs
  1210. [INFO ] POST: 0x75
  1211. [DEBUG] PCI: 00:00:01.1 init
  1212. [DEBUG] PCI: 00:00:01.1 init finished in 0 msecs
  1213. [INFO ] POST: 0x75
  1214. [INFO ] POST: 0x75
  1215. [INFO ] POST: 0x75
  1216. [INFO ] POST: 0x75
  1217. [DEBUG] PCI: 00:00:11.0 init
  1218. [DEBUG] PCI: 00:00:11.0 init finished in 0 msecs
  1219. [INFO ] POST: 0x75
  1220. [DEBUG] PCI: 00:00:12.0 init
  1221. [DEBUG] PCI: 00:00:12.0 init finished in 0 msecs
  1222. [INFO ] POST: 0x75
  1223. [DEBUG] PCI: 00:00:12.2 init
  1224. [DEBUG] PCI: 00:00:12.2 init finished in 0 msecs
  1225. [INFO ] POST: 0x75
  1226. [DEBUG] PCI: 00:00:13.0 init
  1227. [DEBUG] PCI: 00:00:13.0 init finished in 0 msecs
  1228. [INFO ] POST: 0x75
  1229. [DEBUG] PCI: 00:00:13.2 init
  1230. [DEBUG] PCI: 00:00:13.2 init finished in 0 msecs
  1231. [INFO ] POST: 0x75
  1232. [DEBUG] PCI: 00:00:14.0 init
  1233. [DEBUG] IOAPIC: Initializing IOAPIC at 0xfec00000
  1234. [DEBUG] IOAPIC: ID = 0x04
  1235. [SPEW ] IOAPIC: Dumping registers
  1236. [SPEW ] reg 0x0000: 0x04000000
  1237. [SPEW ] reg 0x0001: 0x00178021
  1238. [SPEW ] reg 0x0002: 0x04000000
  1239. [DEBUG] IOAPIC: 24 interrupts
  1240. [DEBUG] IOAPIC: Clearing IOAPIC at 0xfec00000
  1241. [SPEW ] IOAPIC: vector 0x00 value 0x00000000 0x00010000
  1242. [SPEW ] IOAPIC: vector 0x01 value 0x00000000 0x00010000
  1243. [SPEW ] IOAPIC: vector 0x02 value 0x00000000 0x00010000
  1244. [SPEW ] IOAPIC: vector 0x03 value 0x00000000 0x00010000
  1245. [SPEW ] IOAPIC: vector 0x04 value 0x00000000 0x00010000
  1246. [SPEW ] IOAPIC: vector 0x05 value 0x00000000 0x00010000
  1247. [SPEW ] IOAPIC: vector 0x06 value 0x00000000 0x00010000
  1248. [SPEW ] IOAPIC: vector 0x07 value 0x00000000 0x00010000
  1249. [SPEW ] IOAPIC: vector 0x08 value 0x00000000 0x00010000
  1250. [SPEW ] IOAPIC: vector 0x09 value 0x00000000 0x00010000
  1251. [SPEW ] IOAPIC: vector 0x0a value 0x00000000 0x00010000
  1252. [SPEW ] IOAPIC: vector 0x0b value 0x00000000 0x00010000
  1253. [SPEW ] IOAPIC: vector 0x0c value 0x00000000 0x00010000
  1254. [SPEW ] IOAPIC: vector 0x0d value 0x00000000 0x00010000
  1255. [SPEW ] IOAPIC: vector 0x0e value 0x00000000 0x00010000
  1256. [SPEW ] IOAPIC: vector 0x0f value 0x00000000 0x00010000
  1257. [SPEW ] IOAPIC: vector 0x10 value 0x00000000 0x00010000
  1258. [SPEW ] IOAPIC: vector 0x11 value 0x00000000 0x00010000
  1259. [SPEW ] IOAPIC: vector 0x12 value 0x00000000 0x00010000
  1260. [SPEW ] IOAPIC: vector 0x13 value 0x00000000 0x00010000
  1261. [SPEW ] IOAPIC: vector 0x14 value 0x00000000 0x00010000
  1262. [SPEW ] IOAPIC: vector 0x15 value 0x00000000 0x00010000
  1263. [SPEW ] IOAPIC: vector 0x16 value 0x00000000 0x00010000
  1264. [SPEW ] IOAPIC: vector 0x17 value 0x00000000 0x00010000
  1265. [DEBUG] IOAPIC: Bootstrap Processor Local APIC = 0x10
  1266. [SPEW ] IOAPIC: vector 0x00 value 0x10000000 0x00000700
  1267. [DEBUG] PCI: 00:00:14.0 init finished in 0 msecs
  1268. [INFO ] POST: 0x75
  1269. [DEBUG] PCI: 00:00:14.2 init
  1270. [DEBUG] PCI: 00:00:14.2 init finished in 0 msecs
  1271. [INFO ] POST: 0x75
  1272. [DEBUG] PCI: 00:00:14.3 init
  1273. [DEBUG] RTC Init
  1274. [DEBUG] PCI: 00:00:14.3 init finished in 0 msecs
  1275. [INFO ] POST: 0x75
  1276. [INFO ] POST: 0x75
  1277. [DEBUG] PCI: 00:00:14.5 init
  1278. [DEBUG] PCI: 00:00:14.5 init finished in 0 msecs
  1279. [INFO ] POST: 0x75
  1280. [DEBUG] PCI: 00:00:16.0 init
  1281. [DEBUG] PCI: 00:00:16.0 init finished in 0 msecs
  1282. [INFO ] POST: 0x75
  1283. [DEBUG] PCI: 00:00:16.2 init
  1284. [DEBUG] PCI: 00:00:16.2 init finished in 0 msecs
  1285. [INFO ] POST: 0x75
  1286. [INFO ] POST: 0x75
  1287. [DEBUG] PCI: 00:00:18.1 init
  1288. [DEBUG] PCI: 00:00:18.1 init finished in 0 msecs
  1289. [INFO ] POST: 0x75
  1290. [DEBUG] PCI: 00:00:18.2 init
  1291. [DEBUG] PCI: 00:00:18.2 init finished in 0 msecs
  1292. [INFO ] POST: 0x75
  1293. [DEBUG] PCI: 00:00:18.3 init
  1294. [DEBUG] PCI: 00:00:18.3 init finished in 0 msecs
  1295. [INFO ] POST: 0x75
  1296. [DEBUG] PCI: 00:00:18.4 init
  1297. [DEBUG] PCI: 00:00:18.4 init finished in 0 msecs
  1298. [INFO ] POST: 0x75
  1299. [DEBUG] PCI: 00:00:18.5 init
  1300. [DEBUG] PCI: 00:00:18.5 init finished in 0 msecs
  1301. [INFO ] POST: 0x75
  1302. [DEBUG] PCI: 00:01:00.0 init
  1303. [INFO ] Timestamp - Option ROM initialization: 34552055101
  1304. [INFO ] CBFS: Found 'pci1002,6665.rom' @0x93340 size 0x8000 in mcache @0x5fefd42c
  1305. [INFO ] VB2:vb2_digest_init() 32768 bytes, hash algo 3, HW acceleration unsupported
  1306. [DEBUG] In CBFS, ROM address for PCI: 00:01:00.0 = 0xffca35b8
  1307. [SPEW ] PCI expansion ROM, signature 0xaa55, INIT size 0x8000, data ptr 0x0224
  1308. [SPEW ] PCI ROM image, vendor ID 1002, device ID 6665,
  1309. [SPEW ] PCI ROM image, Class Code 038000, Code Type 00
  1310. [DEBUG] Copying non-VGA ROM image from 0xffca35b8 to 0x000d0000, 0x8000 bytes
  1311. [INFO ] Timestamp - Option ROM copy done: 34601074050
  1312. [DEBUG] Not running non-PCI_CLASS_DISPLAY_VGA Option ROM
  1313. [INFO ] Timestamp - Option ROM run done: 34601083233
  1314. [DEBUG] PCI: 00:01:00.0 init finished in 9 msecs
  1315. [INFO ] POST: 0x75
  1316. [DEBUG] PCI: 00:02:00.0 init
  1317. [DEBUG] PCI: 00:02:00.0 init finished in 0 msecs
  1318. [INFO ] POST: 0x75
  1319. [DEBUG] PCI: 00:03:00.0 init
  1320. [DEBUG] PCI: 00:03:00.0 init finished in 0 msecs
  1321. [INFO ] POST: 0x75
  1322. [INFO ] POST: 0x75
  1323. [DEBUG] PNP: 00ff.0 init
  1324. [DEBUG] Compal ENE932: Initializing keyboard.
  1325. [DEBUG] PNP: 00ff.0 init finished in 0 msecs
  1326. [INFO ] Devices initialized
  1327. [SPEW ] Show all devs... After init.
  1328. [SPEW ] Root Device: enabled 1
  1329. [SPEW ] CPU_CLUSTER: 0: enabled 1
  1330. [SPEW ] DOMAIN: 00000000: enabled 1
  1331. [SPEW ] APIC: 10: enabled 1
  1332. [SPEW ] PCI: 00:00:00.0: enabled 1
  1333. [SPEW ] PCI: 00:00:00.2: enabled 1
  1334. [SPEW ] PCI: 00:00:01.0: enabled 1
  1335. [SPEW ] PCI: 00:00:01.1: enabled 1
  1336. [SPEW ] PCI: 00:00:02.0: enabled 1
  1337. [SPEW ] PCI: 00:00:03.0: enabled 0
  1338. [SPEW ] PCI: 00:00:04.0: enabled 1
  1339. [SPEW ] PCI: 00:00:05.0: enabled 1
  1340. [SPEW ] PCI: 00:00:06.0: enabled 0
  1341. [SPEW ] PCI: 00:00:07.0: enabled 0
  1342. [SPEW ] PCI: 00:00:08.0: enabled 0
  1343. [SPEW ] PCI: 00:00:09.0: enabled 0
  1344. [SPEW ] PCI: 00:00:10.0: enabled 0
  1345. [SPEW ] PCI: 00:00:11.0: enabled 1
  1346. [SPEW ] PCI: 00:00:12.0: enabled 1
  1347. [SPEW ] PCI: 00:00:12.2: enabled 1
  1348. [SPEW ] PCI: 00:00:13.0: enabled 1
  1349. [SPEW ] PCI: 00:00:13.2: enabled 1
  1350. [SPEW ] PCI: 00:00:14.0: enabled 1
  1351. [SPEW ] PCI: 00:00:14.2: enabled 1
  1352. [SPEW ] PCI: 00:00:14.3: enabled 1
  1353. [SPEW ] PCI: 00:00:14.4: enabled 1
  1354. [SPEW ] PCI: 00:00:14.5: enabled 1
  1355. [SPEW ] PCI: 00:00:14.6: enabled 0
  1356. [SPEW ] PCI: 00:00:14.7: enabled 0
  1357. [SPEW ] PCI: 00:00:15.0: enabled 0
  1358. [SPEW ] PCI: 00:00:15.1: enabled 0
  1359. [SPEW ] PCI: 00:00:15.2: enabled 0
  1360. [SPEW ] PCI: 00:00:15.3: enabled 0
  1361. [SPEW ] PCI: 00:00:18.0: enabled 1
  1362. [SPEW ] PCI: 00:00:18.1: enabled 1
  1363. [SPEW ] PCI: 00:00:18.2: enabled 1
  1364. [SPEW ] PCI: 00:00:18.3: enabled 1
  1365. [SPEW ] PCI: 00:00:18.4: enabled 1
  1366. [SPEW ] PCI: 00:00:18.5: enabled 1
  1367. [SPEW ] PNP: 00ff.1: enabled 1
  1368. [SPEW ] APIC: 11: enabled 1
  1369. [SPEW ] APIC: 12: enabled 1
  1370. [SPEW ] APIC: 13: enabled 1
  1371. [SPEW ] PCI: 00:00:16.0: enabled 1
  1372. [SPEW ] PCI: 00:00:16.2: enabled 1
  1373. [SPEW ] PCI: 00:01:00.0: enabled 1
  1374. [SPEW ] PCI: 00:02:00.0: enabled 1
  1375. [SPEW ] PCI: 00:03:00.0: enabled 1
  1376. [SPEW ] PNP: 00ff.0: enabled 1
  1377. [DEBUG] BS: BS_DEV_INIT run times (exec / console): 246 / 2 ms
  1378. [INFO ] POST: 0x76
  1379. [INFO ] Finalize devices...
  1380. [DEBUG] PCI: 00:00:14.3 final
  1381. [INFO ] Devices finalized
  1382. [INFO ] Timestamp - device setup done: 34601352398
  1383.  
  1384. [DEBUG] APIC 00: ** Enter AmdInitLate [00020004]
  1385. [INFO ] Timestamp - calling AmdInitLate: 34601374028
  1386. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1387. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1388. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1389. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1390. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1391. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1392. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1393. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1394. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1395. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1396. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1397. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1398. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1399. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1400. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1401. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1402. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/Common/CommonReturns.c', line 187
  1403. [EMERG] ASSERTION ERROR: file 'src/vendorcode/amd/agesa/f15tn/Proc/CPU/cpuGeneralServices.c', line 776
  1404. [INFO ] Timestamp - back from AmdInitLate: 34602089339
  1405. [DEBUG] AmdInitLate() returned AGESA_SUCCESS
  1406. [DEBUG] APIC 00: Heap in SystemMem (4) at 0x10000014
  1407. [DEBUG] APIC 00: ** Exit AmdInitLate [00020004]
  1408.  
  1409. [DEBUG] APIC 00: ** Enter AmdS3Save [0002000b]
  1410. [INFO ] Timestamp - calling AmdInitRtb/AmdS3Save: 34602120136
  1411. [DEBUG] FMAP: area RW_MRC_CACHE found @ 0 (65536 bytes)
  1412. [DEBUG] MRC: Checking cached data update for 'RW_MRC_CACHE'.
  1413. [INFO ] Manufacturer: 1c
  1414. [INFO ] SF: Detected 1c 7016 with sector size 0x1000, total 0x400000
  1415. [DEBUG] MRC: cache data 'RW_MRC_CACHE' needs update.
  1416. [DEBUG] MRC: updated 'RW_MRC_CACHE'.
  1417. [INFO ] Timestamp - back from AmdInitRtb/AmdS3Save: 34635912668
  1418. [DEBUG] AmdS3Save() returned AGESA_SUCCESS
  1419. [EMERG] ASSERTION ERROR: file 'src/drivers/amd/agesa/state_machine.c', line 276
  1420. [DEBUG] APIC 00: Heap in SystemMem (4) at 0x10000014
  1421. [DEBUG] APIC 00: ** Exit AmdS3Save [0002000b]
  1422. [DEBUG] BS: BS_POST_DEVICE exit times (exec / console): 7 / 0 ms
  1423. [INFO ] POST: 0x77
  1424. [INFO ] Timestamp - cbmem post: 34636002206
  1425. [INFO ] POST: 0x79
  1426. [INFO ] Timestamp - write tables: 34636011636
  1427. [INFO ] POST: 0x9a
  1428. [INFO ] Copying Interrupt Routing Table to 0x000f0000... done.
  1429. [INFO ] Copying Interrupt Routing Table to 0x5fd5b000... done.
  1430. [DEBUG] PIRQ table: 256 bytes.
  1431. [INFO ] POST: 0x9b
  1432. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1433. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1434. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1435. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1436. [SPEW ] PCI srcbusirq = 0x4 from dev = 0x1 and pirq = 0
  1437. [SPEW ] PCI srcbusirq = 0x5 from dev = 0x1 and pirq = 1
  1438. [SPEW ] PCI srcbusirq = 0x8 from dev = 0x2 and pirq = 0
  1439. [SPEW ] PCI srcbusirq = 0x9 from dev = 0x2 and pirq = 1
  1440. [SPEW ] PCI srcbusirq = 0xa from dev = 0x2 and pirq = 2
  1441. [SPEW ] PCI srcbusirq = 0xb from dev = 0x2 and pirq = 3
  1442. [SPEW ] PCI srcbusirq = 0x10 from dev = 0x4 and pirq = 0
  1443. [SPEW ] PCI srcbusirq = 0x11 from dev = 0x4 and pirq = 1
  1444. [SPEW ] PCI srcbusirq = 0x12 from dev = 0x4 and pirq = 2
  1445. [SPEW ] PCI srcbusirq = 0x13 from dev = 0x4 and pirq = 3
  1446. [SPEW ] PCI srcbusirq = 0x14 from dev = 0x5 and pirq = 0
  1447. [SPEW ] PCI srcbusirq = 0x15 from dev = 0x5 and pirq = 1
  1448. [SPEW ] PCI srcbusirq = 0x16 from dev = 0x5 and pirq = 2
  1449. [SPEW ] PCI srcbusirq = 0x17 from dev = 0x5 and pirq = 3
  1450. [SPEW ] PCI srcbusirq = 0x40 from dev = 0x10 and pirq = 0
  1451. [SPEW ] PCI srcbusirq = 0x44 from dev = 0x11 and pirq = 0
  1452. [SPEW ] PCI srcbusirq = 0x48 from dev = 0x12 and pirq = 0
  1453. [SPEW ] PCI srcbusirq = 0x4a from dev = 0x12 and pirq = 2
  1454. [SPEW ] PCI srcbusirq = 0x4c from dev = 0x13 and pirq = 0
  1455. [SPEW ] PCI srcbusirq = 0x4e from dev = 0x13 and pirq = 2
  1456. [SPEW ] PCI srcbusirq = 0x58 from dev = 0x16 and pirq = 0
  1457. [SPEW ] PCI srcbusirq = 0x5a from dev = 0x16 and pirq = 2
  1458. [SPEW ] PCI srcbusirq = 0x52 from dev = 0x14 and pirq = 2
  1459. [SPEW ] PCI srcbusirq = 0x55 from dev = 0x14 and pirq = 5
  1460. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1461. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1462. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1463. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1464. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1465. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1466. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1467. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1468. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1469. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1470. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1471. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1472. [DEBUG] Wrote the mp table end at: 0x000f0410 - 0x000f0674
  1473. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1474. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1475. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1476. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1477. [SPEW ] PCI srcbusirq = 0x4 from dev = 0x1 and pirq = 0
  1478. [SPEW ] PCI srcbusirq = 0x5 from dev = 0x1 and pirq = 1
  1479. [SPEW ] PCI srcbusirq = 0x8 from dev = 0x2 and pirq = 0
  1480. [SPEW ] PCI srcbusirq = 0x9 from dev = 0x2 and pirq = 1
  1481. [SPEW ] PCI srcbusirq = 0xa from dev = 0x2 and pirq = 2
  1482. [SPEW ] PCI srcbusirq = 0xb from dev = 0x2 and pirq = 3
  1483. [SPEW ] PCI srcbusirq = 0x10 from dev = 0x4 and pirq = 0
  1484. [SPEW ] PCI srcbusirq = 0x11 from dev = 0x4 and pirq = 1
  1485. [SPEW ] PCI srcbusirq = 0x12 from dev = 0x4 and pirq = 2
  1486. [SPEW ] PCI srcbusirq = 0x13 from dev = 0x4 and pirq = 3
  1487. [SPEW ] PCI srcbusirq = 0x14 from dev = 0x5 and pirq = 0
  1488. [SPEW ] PCI srcbusirq = 0x15 from dev = 0x5 and pirq = 1
  1489. [SPEW ] PCI srcbusirq = 0x16 from dev = 0x5 and pirq = 2
  1490. [SPEW ] PCI srcbusirq = 0x17 from dev = 0x5 and pirq = 3
  1491. [SPEW ] PCI srcbusirq = 0x40 from dev = 0x10 and pirq = 0
  1492. [SPEW ] PCI srcbusirq = 0x44 from dev = 0x11 and pirq = 0
  1493. [SPEW ] PCI srcbusirq = 0x48 from dev = 0x12 and pirq = 0
  1494. [SPEW ] PCI srcbusirq = 0x4a from dev = 0x12 and pirq = 2
  1495. [SPEW ] PCI srcbusirq = 0x4c from dev = 0x13 and pirq = 0
  1496. [SPEW ] PCI srcbusirq = 0x4e from dev = 0x13 and pirq = 2
  1497. [SPEW ] PCI srcbusirq = 0x58 from dev = 0x16 and pirq = 0
  1498. [SPEW ] PCI srcbusirq = 0x5a from dev = 0x16 and pirq = 2
  1499. [SPEW ] PCI srcbusirq = 0x52 from dev = 0x14 and pirq = 2
  1500. [SPEW ] PCI srcbusirq = 0x55 from dev = 0x14 and pirq = 5
  1501. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1502. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1503. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1504. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1505. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1506. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1507. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1508. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1509. [SPEW ] PCI srcbusirq = 0x0 from dev = 0x0 and pirq = 0
  1510. [SPEW ] PCI srcbusirq = 0x1 from dev = 0x0 and pirq = 1
  1511. [SPEW ] PCI srcbusirq = 0x2 from dev = 0x0 and pirq = 2
  1512. [SPEW ] PCI srcbusirq = 0x3 from dev = 0x0 and pirq = 3
  1513. [DEBUG] Wrote the mp table end at: 0x5fd5a010 - 0x5fd5a274
  1514. [DEBUG] MP table: 628 bytes.
  1515. [INFO ] POST: 0x9c
  1516. [INFO ] CBFS: Found 'fallback/dsdt.aml' @0x81d00 size 0x203a in mcache @0x5fefd2c8
  1517. [INFO ] VB2:vb2_digest_init() 8250 bytes, hash algo 3, HW acceleration unsupported
  1518. [WARN ] CBFS: 'fallback/slic' not found.
  1519. [INFO ] ACPI: Writing ACPI tables at 5fd36000.
  1520. [DEBUG] ACPI: * FACS
  1521. [DEBUG] ACPI: * DSDT
  1522. [DEBUG] ACPI: * FADT
  1523. [DEBUG] pm_base: 0x0800
  1524. [DEBUG] ACPI: added table 1/32, length now 44
  1525. [DEBUG] ACPI: * SSDT
  1526. [WARN ] CBFS: 'pci1002,9901.rom' not found.
  1527. [INFO ] CBFS: Found 'pci1002,990b.rom' @0x840c0 size 0xf200 in mcache @0x5fefd3b4
  1528. [INFO ] VB2:vb2_digest_init() 61952 bytes, hash algo 3, HW acceleration unsupported
  1529. [NOTE ] VGA_BIOS_ID should be the remapped PCI ID 1002,9901 in the VBIOS file
  1530. [DEBUG] In CBFS, ROM address for PCI: 00:00:01.0 = 0xffc94338
  1531. [SPEW ] PCI expansion ROM, signature 0xaa55, INIT size 0xf200, data ptr 0x01b4
  1532. [SPEW ] PCI ROM image, vendor ID 1002, device ID 990b,
  1533. [SPEW ] PCI ROM image, Class Code 030000, Code Type 00
  1534. [ERROR] PCI: 00:00:01.0: Missing ACPI scope
  1535. [INFO ] CBFS: Found 'pci1002,6665.rom' @0x93340 size 0x8000 in mcache @0x5fefd42c
  1536. [INFO ] VB2:vb2_digest_init() 32768 bytes, hash algo 3, HW acceleration unsupported
  1537. [DEBUG] In CBFS, ROM address for PCI: 00:01:00.0 = 0xffca35b8
  1538. [SPEW ] PCI expansion ROM, signature 0xaa55, INIT size 0x8000, data ptr 0x0224
  1539. [SPEW ] PCI ROM image, vendor ID 1002, device ID 6665,
  1540. [SPEW ] PCI ROM image, Class Code 038000, Code Type 00
  1541. [ERROR] PCI: 00:01:00.0: Missing ACPI scope
  1542. [DEBUG] ACPI: added table 2/32, length now 52
  1543. [DEBUG] ACPI: * MCFG
  1544. [DEBUG] ACPI: added table 3/32, length now 60
  1545. [DEBUG] ACPI: * MADT
  1546. [DEBUG] ACPI: added table 4/32, length now 68
  1547. [DEBUG] ACPI: * SPCR
  1548. [DEBUG] current = 5fd38540
  1549. [DEBUG] ACPI: * HPET
  1550. [DEBUG] ACPI: added table 5/32, length now 76
  1551. [DEBUG] ACPI: added table 6/32, length now 84
  1552. [DEBUG] ACPI: * IVRS at 5fd38750
  1553. [DEBUG] ACPI: added table 7/32, length now 92
  1554. [DEBUG] ACPI: * SRAT at 5fd387c0
  1555. [DEBUG] AGESA SRAT table NULL. Skipping.
  1556. [DEBUG] ACPI: * SLIT at 5fd387c0
  1557. [DEBUG] AGESA SLIT table NULL. Skipping.
  1558. [DEBUG] ACPI: * AGESA ALIB SSDT at 5fd387c0
  1559. [DEBUG] ACPI: added table 8/32, length now 100
  1560. [DEBUG] ACPI: * SSDT at 5fd3a6a0
  1561. [DEBUG] ACPI: added table 9/32, length now 108
  1562. [DEBUG] ACPI: * SSDT for PState at 5fd3b098
  1563. [DEBUG] Copying initialized VBIOS image from 0x000d0000
  1564. [DEBUG] ACPI: * VFCT at 5fd3b0a0
  1565. [DEBUG] ACPI: added table 10/32, length now 116
  1566. [INFO ] ACPI: done.
  1567. [DEBUG] ACPI tables: 53520 bytes.
  1568. [DEBUG] smbios_write_tables: 5fd2e000
  1569. [DEBUG] SMBIOS firmware version is set to coreboot_version: '24.12-1666-g309b40354124-dirty'
  1570. [DEBUG] SMBIOS tables: 588 bytes.
  1571. [DEBUG] Writing table forward entry at 0x00000500
  1572. [DEBUG] Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum e008
  1573. [DEBUG] Writing coreboot table at 0x5fd5c000
  1574. [DEBUG] 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
  1575. [DEBUG] 1. 0000000000001000-000000000009ffff: RAM
  1576. [DEBUG] 2. 00000000000c0000-000000005fd2dfff: RAM
  1577. [DEBUG] 3. 000000005fd2e000-000000005fd94fff: CONFIGURATION TABLES
  1578. [DEBUG] 4. 000000005fd95000-000000005feeafff: RAMSTAGE
  1579. [DEBUG] 5. 000000005feeb000-000000005fffffff: CONFIGURATION TABLES
  1580. [DEBUG] 6. 0000000060000000-000000007fffffff: RESERVED
  1581. [DEBUG] 7. 00000000f8000000-00000000fbffffff: RESERVED
  1582. [DEBUG] 8. 00000000fec10000-00000000fec10fff: RESERVED
  1583. [DEBUG] 9. 0000000100000000-000000047effffff: RAM
  1584. [DEBUG] Wrote coreboot table at: 0x5fd5c000, 0x378 bytes, checksum 3a3f
  1585. [DEBUG] coreboot table: 912 bytes.
  1586. [DEBUG] IMD ROOT 0. 0x5ffff000 0x00001000
  1587. [DEBUG] IMD SMALL 1. 0x5fffe000 0x00001000
  1588. [DEBUG] CONSOLE 2. 0x5fefe000 0x00100000
  1589. [DEBUG] RO MCACHE 3. 0x5fefd000 0x000009dc
  1590. [DEBUG] TIME STAMP 4. 0x5fefc000 0x00000910
  1591. [DEBUG] AFTER CAR 5. 0x5feeb000 0x00011000
  1592. [DEBUG] RAMSTAGE 6. 0x5fd94000 0x00157000
  1593. [DEBUG] ACPISCRATCH 7. 0x5fd64000 0x00030000
  1594. [DEBUG] COREBOOT 8. 0x5fd5c000 0x00008000
  1595. [DEBUG] IRQ TABLE 9. 0x5fd5b000 0x00001000
  1596. [DEBUG] SMP TABLE 10. 0x5fd5a000 0x00001000
  1597. [DEBUG] ACPI 11. 0x5fd36000 0x00024000
  1598. [DEBUG] SMBIOS 12. 0x5fd2e000 0x00008000
  1599. [DEBUG] IMD small region:
  1600. [DEBUG] IMD ROOT 0. 0x5fffec00 0x00000400
  1601. [DEBUG] USBDEBUG 1. 0x5fffeba0 0x00000050
  1602. [DEBUG] FMAP 2. 0x5fffeac0 0x000000e0
  1603. [DEBUG] ROMSTAGE 3. 0x5fffeaa0 0x00000004
  1604. [DEBUG] ROMSTG STCK 4. 0x5fffea00 0x00000088
  1605. [DEBUG] AGESA MTRR 5. 0x5fffe900 0x000000f0
  1606. [INFO ] Timestamp - finalize chips: 34727104792
  1607. [DEBUG] BS: BS_WRITE_TABLES run times (exec / console): 18 / 0 ms
  1608. [INFO ] POST: 0x7a
  1609. [INFO ] Timestamp - starting to load payload: 34727121606
  1610. [INFO ] CBFS: Found 'fallback/payload' @0xaf880 size 0x10295 in mcache @0x5fefd5a8
  1611. [INFO ] VB2:vb2_digest_init() 66197 bytes, hash algo 3, HW acceleration unsupported
  1612. [DEBUG] Checking segment from ROM address 0xffcbfaf8
  1613. [DEBUG] Checking segment from ROM address 0xffcbfb14
  1614. [DEBUG] Loading segment from ROM address 0xffcbfaf8
  1615. [DEBUG] code (compression=1)
  1616. [DEBUG] New segment dstaddr 0x000dfe40 memsize 0x201c0 srcaddr 0xffcbfb30 filesize 0x1025d
  1617. [DEBUG] Loading Segment: addr: 0x000dfe40 memsz: 0x00000000000201c0 filesz: 0x000000000001025d
  1618. [DEBUG] using LZMA
  1619. [INFO ] Timestamp - starting LZMA decompress (ignore for x86): 34780995285
  1620. [INFO ] Timestamp - finished LZMA decompress (ignore for x86): 34843238875
  1621. [SPEW ] [ 0x000dfe40, 00100000, 0x00100000) <- ffcbfb30
  1622. [DEBUG] Loading segment from ROM address 0xffcbfb14
  1623. [DEBUG] Entry Point 0x000fcb84
  1624. [SPEW ] Loaded segments
  1625. [DEBUG] BS: BS_PAYLOAD_LOAD run times (exec / console): 23 / 0 ms
  1626. [INFO ] POST: 0x7b
  1627. [DEBUG] Jumping to boot code at 0x000fcb84(0x5fd5c000)
  1628. [INFO ] POST: 0xf8
  1629. [INFO ] Timestamp - selfboot jump: 34843337087
  1630. [SPEW ] CPU0: stack: 0x5fe0b000 - 0x5fe0d000, lowest used address 0x5fe0b56c, stack used: 6804 bytes
  1631. SeaBIOS (version rel-1.17.0-0-gb52ca86e-dirty-20250625_103808-shit)
  1632. BUILD: gcc: (coreboot toolchain v2025-06-25_309b403541) 8.3.0 binutils: (GNU Binutils) 2.37
  1633. Found coreboot cbmem console @ 5fefe000
  1634. Found mainboard LENOVO LENOVO G505S
  1635. malloc preinit
  1636. Relocating init from 0x000e15a0 to 0x5ed21b20 (size 50240)
  1637. malloc init
  1638. Found CBFS header at 0xffc1022c
  1639. Add romfile: cbfs_master_header (size=32)
  1640. Add romfile: fallback/romstage (size=333648)
  1641. Add romfile: fallback/ramstage (size=193404)
  1642. Add romfile: config (size=2868)
  1643. Add romfile: revision (size=729)
  1644. Add romfile: build_info (size=110)
  1645. Add romfile: fallback/dsdt.aml (size=8250)
  1646. Add romfile: cmos_layout.bin (size=616)
  1647. Add romfile: pci1002,990b.rom (size=61952)
  1648. Add romfile: pci1002,6665.rom (size=32768)
  1649. Add romfile: fallback/postcar (size=39160)
  1650. Add romfile: img/coreinfo (size=43635)
  1651. Add romfile: fallback/payload (size=66197)
  1652. Add romfile: payload_config (size=1672)
  1653. Add romfile: payload_revision (size=263)
  1654. Add romfile: img/tint (size=37776)
  1655. Add romfile: pci1002,6663.rom (size=33792)
  1656. Add romfile: floppyimg/flopbird (size=1474560)
  1657. Add romfile: floppyimg/memtst64 (size=1474560)
  1658. Add romfile: floppyimg/kolcrpt (size=1474560)
  1659. Add romfile: (size=1829092)
  1660. Add romfile: bootblock (size=32768)
  1661. multiboot: eax=5fdfe178, ebx=5fdfe144
  1662. init ivt
  1663. init bda
  1664. init bios32
  1665. init PMM
  1666. init PNPBIOS table
  1667. init keyboard
  1668. init mouse
  1669. init pic
  1670. math cp init
  1671. PCI probe
  1672. PCI device 00:00.0 (vd=1022:1410 c=0600)
  1673. PCI device 00:00.2 (vd=1022:1419 c=0806)
  1674. PCI device 00:01.0 (vd=1002:990b c=0300)
  1675. PCI device 00:01.1 (vd=1002:9902 c=0403)
  1676. PCI device 00:02.0 (vd=1022:1412 c=0604)
  1677. PCI device 00:04.0 (vd=1022:1414 c=0604)
  1678. PCI device 00:05.0 (vd=1022:1415 c=0604)
  1679. PCI device 00:11.0 (vd=1022:7801 c=0106)
  1680. PCI device 00:12.0 (vd=1022:7807 c=0c03)
  1681. PCI device 00:12.2 (vd=1022:7808 c=0c03)
  1682. PCI device 00:13.0 (vd=1022:7807 c=0c03)
  1683. PCI device 00:13.2 (vd=1022:7808 c=0c03)
  1684. PCI device 00:14.0 (vd=1022:780b c=0c05)
  1685. PCI device 00:14.2 (vd=1022:780d c=0403)
  1686. PCI device 00:14.3 (vd=1022:780e c=0601)
  1687. PCI device 00:14.4 (vd=1022:780f c=0604)
  1688. PCI device 00:14.5 (vd=1022:7809 c=0c03)
  1689. PCI device 00:16.0 (vd=1022:7807 c=0c03)
  1690. PCI device 00:16.2 (vd=1022:7808 c=0c03)
  1691. PCI device 00:18.0 (vd=1022:1400 c=0600)
  1692. PCI device 00:18.1 (vd=1022:1401 c=0600)
  1693. PCI device 00:18.2 (vd=1022:1402 c=0600)
  1694. PCI device 00:18.3 (vd=1022:1403 c=0600)
  1695. PCI device 00:18.4 (vd=1022:1404 c=0600)
  1696. PCI device 00:18.5 (vd=1022:1405 c=0600)
  1697. PCI device 01:00.0 (vd=1002:6665 c=0380)
  1698. PCI device 02:00.0 (vd=1969:10a0 c=0200)
  1699. PCI device 03:00.0 (vd=168c:0034 c=0280)
  1700. Found 28 PCI devices (max PCI bus is 04)
  1701. Relocating coreboot bios tables
  1702. Copying SMBIOS from 0x5fd2e000 to 0x000f4fe0
  1703. Copying SMBIOS 3.0 from 0x5fd2e020 to 0x000f4fc0
  1704. Copying ACPI RSDP from 0x5fd36000 to 0x000f4f90
  1705. Copying MPTABLE from 0x5fd5a000/5fd5a010 to 0x000f4d10
  1706. Copying PIR from 0x5fd5b000 to 0x000f4c10
  1707. rsdp=0x000f4f90
  1708. rsdt=0x5fd36030
  1709. xsdt=0x5fd360e0
  1710. table(50434146)=0x5fd382c0 (via xsdt)
  1711. pm_tmr_blk=818
  1712. Using pmtimer, ioport 0x818
  1713. init timer
  1714. Scan for VGA option rom
  1715. Attempting to init PCI bdf 00:01.0 (vd 1002:990b)
  1716. Copying data 61952@0xffc94338 to 61952@0x000c0000
  1717. Checking rom 0x000c0000 (sig aa55 size 121)
  1718. Running option rom at c000:0003
  1719. Turning on vga text mode console
  1720. SeaBIOS (version rel-1.17.0-0-gb52ca86e-dirty-20250625_103808-shit)
  1721. init usb
  1722. EHCI init on dev 00:12.2 (regs=0xf03cd020)
  1723. /5ed1e000\ Start thread
  1724. EHCI init on dev 00:13.2 (regs=0xf03ce020)
  1725. /5ed1d000\ Start thread
  1726. EHCI init on dev 00:16.2 (regs=0xf03cf020)
  1727. /5ed1c000\ Start thread
  1728. OHCI init on dev 00:12.0 (regs=0xf03c8000)
  1729. /5ed1b000\ Start thread
  1730. OHCI init on dev 00:13.0 (regs=0xf03c9000)
  1731. /5ed1a000\ Start thread
  1732. OHCI init on dev 00:14.5 (regs=0xf03ca000)
  1733. /5ed19000\ Start thread
  1734. OHCI init on dev 00:16.0 (regs=0xf03cb000)
  1735. /5ed18000\ Start thread
  1736. init ps2port
  1737. /5ed17000\ Start thread
  1738. |5ed17000| i8042_flush
  1739. |5ed17000| i8042_command cmd=ad
  1740. |5ed17000| i8042_wait_write
  1741. |5ed17000| i8042_command cmd=a7
  1742. |5ed17000| i8042_wait_write
  1743. |5ed17000| i8042_flush
  1744. |5ed17000| i8042_command cmd=1aa
  1745. |5ed17000| i8042_wait_write
  1746. |5ed17000| i8042_wait_read
  1747. |5ed17000| i8042 param=55
  1748. |5ed17000| i8042_command cmd=1ab
  1749. |5ed17000| i8042_wait_write
  1750. |5ed17000| i8042_wait_read
  1751. |5ed17000| i8042 param=0
  1752. |5ed17000| ps2_command aux=0 cmd=1ff
  1753. |5ed17000| i8042 ctr old=30 new=30
  1754. |5ed17000| i8042_command cmd=1060
  1755. |5ed17000| i8042_wait_write
  1756. |5ed17000| i8042_wait_write
  1757. init floppy drives
  1758. init hard drives
  1759. init ahci
  1760. AHCI controller at 00:11.0, iobase 0xf03cc000, irq 7
  1761. AHCI: cap 0xf3309f05, ports_impl 0x3
  1762. /5ed16000\ Start thread
  1763. |5ed16000| AHCI/0: probing
  1764. |5ed17000| i8042_command cmd=1060
  1765. |5ed17000| i8042_wait_write
  1766. |5ed17000| i8042_wait_write
  1767. |5ed17000| ps2_sendbyte aux=0 cmd=ff
  1768. |5ed17000| i8042_kbd_write c=255
  1769. |5ed17000| i8042_wait_write
  1770. /5ed15000\ Start thread
  1771. /5ed13000\ Start thread
  1772. /5ed12000\ Start thread
  1773. /5ed11000\ Start thread
  1774. |5ed11000| AHCI/1: probing
  1775. |5ed11000| AHCI/1: link up
  1776. |5ed16000| AHCI/0: link up
  1777. /5ed10000\ Start thread
  1778. /5ed0f000\ Start thread
  1779. /5ed0e000\ Start thread
  1780. Found floppy file floppyimg/kolcrpt of size 1474560
  1781. Found floppy file floppyimg/memtst64 of size 1474560
  1782. Found floppy file floppyimg/flopbird of size 1474560
  1783. Allocate 1474560 bytes for a floppy
  1784. Found floppy file floppyimg/kolcrpt of size 1474560
  1785. Mapping floppy floppyimg/kolcrpt to addr 0x5eba6000
  1786. Searching bootorder for: /rom@floppyimg/kolcrpt
  1787. Registering bootable: Ramdisk [kolcrpt] (type:1 prio:101 data:f4bc0)
  1788. Found floppy file floppyimg/memtst64 of size 1474560
  1789. Mapping floppy floppyimg/memtst64 to addr 0x5eba6000
  1790. Searching bootorder for: /rom@floppyimg/memtst64
  1791. Registering bootable: Ramdisk [memtst64] (type:1 prio:101 data:f4b90)
  1792. Found floppy file floppyimg/flopbird of size 1474560
  1793. Mapping floppy floppyimg/flopbird to addr 0x5eba6000
  1794. Searching bootorder for: /rom@floppyimg/flopbird
  1795. Registering bootable: Ramdisk [flopbird] (type:1 prio:101 data:f4b60)
  1796. Searching bootorder for: HALT
  1797. init lpt
  1798. Found 0 lpt ports
  1799. init serial
  1800. Found 0 serial ports
  1801. Searching bootorder for: /rom@img/tint
  1802. Registering bootable: Payload [tint] (type:32 prio:9999 data:ffcd0640)
  1803. Searching bootorder for: /rom@img/coreinfo
  1804. Registering bootable: Payload [coreinfo] (type:32 prio:9999 data:ffcb4f80)
  1805. /5eba5000\ Start thread
  1806. /5eba4000\ Start thread
  1807. /5eba2000\ Start thread
  1808. /5eba1000\ Start thread
  1809. /5eba0000\ Start thread
  1810. /5eb9f000\ Start thread
  1811. /5eb9e000\ Start thread
  1812. /5eb9d000\ Start thread
  1813. |5ed16000| AHCI/0: ... finished, status 0x51, ERROR 0x4
  1814. |5ed11000| Searching bootorder for: /pci@i0cf8/*@11/drive@1/disk@0
  1815. |5ed11000| Searching bios-geometry for: /pci@i0cf8/*@11/drive@1/disk@0
  1816. \5ed11000/ End thread
  1817. |5ed16000| Searching bootorder for: /pci@i0cf8/*@11/drive@0/disk@0
  1818. |5ed16000| AHCI/0: supported modes: udma 5, multi-dma 2, pio 4
  1819. |5ed16000| AHCI/0: Set transfer mode to UDMA-5
  1820. |5ed17000| ps2 read 76
  1821. |5ed17000| Discarding ps2 data 76 (status=13)
  1822. \5ed16000/ End thread
  1823. |5ed17000| ps2 read fa
  1824. |5ed17000| ps2 read aa
  1825. |5ed17000| i8042_command cmd=1060
  1826. |5ed17000| i8042_wait_write
  1827. |5ed17000| i8042_wait_write
  1828. |5ed17000| ps2_command aux=0 cmd=f5
  1829. |5ed17000| i8042 ctr old=30 new=30
  1830. |5ed17000| i8042_command cmd=1060
  1831. |5ed17000| i8042_wait_write
  1832. |5ed17000| i8042_wait_write
  1833. |5ed17000| i8042_command cmd=1060
  1834. |5ed17000| i8042_wait_write
  1835. |5ed17000| i8042_wait_write
  1836. |5ed17000| ps2_sendbyte aux=0 cmd=f5
  1837. |5ed17000| i8042_kbd_write c=245
  1838. |5ed17000| i8042_wait_write
  1839. /5ed16000\ Start thread
  1840. /5ed11000\ Start thread
  1841. /5eb9c000\ Start thread
  1842. /5eb9b000\ Start thread
  1843. /5eb9a000\ Start thread
  1844. /5eb99000\ Start thread
  1845. /5eb98000\ Start thread
  1846. /5eb97000\ Start thread
  1847. /5eb96000\ Start thread
  1848. /5eb95000\ Start thread
  1849. /5eb94000\ Start thread
  1850. /5eb93000\ Start thread
  1851. /5eb92000\ Start thread
  1852. /5eb91000\ Start thread
  1853. /5eb90000\ Start thread
  1854. /5eb8f000\ Start thread
  1855. |5ed17000| ps2 read fa
  1856. |5ed17000| i8042_command cmd=1060
  1857. |5ed17000| i8042_wait_write
  1858. |5ed17000| i8042_wait_write
  1859. |5ed17000| ps2_command aux=0 cmd=10f0
  1860. |5ed17000| i8042 ctr old=30 new=30
  1861. |5ed17000| i8042_command cmd=1060
  1862. |5ed17000| i8042_wait_write
  1863. |5ed17000| i8042_wait_write
  1864. |5ed17000| i8042_command cmd=1060
  1865. |5ed17000| i8042_wait_write
  1866. |5ed17000| i8042_wait_write
  1867. |5ed17000| ps2_sendbyte aux=0 cmd=f0
  1868. |5ed17000| i8042_kbd_write c=240
  1869. |5ed17000| i8042_wait_write
  1870. |5ed17000| ps2 read fa
  1871. |5ed17000| ps2_sendbyte aux=0 cmd=2
  1872. |5ed17000| i8042_kbd_write c=2
  1873. |5ed17000| i8042_wait_write
  1874. |5ed0f000| set_address 0x5ed1fdb0
  1875. \5eba2000/ End thread
  1876. |5eb9f000| set_address 0x5ed1fed0
  1877. |5ed17000| ps2 read fa
  1878. |5ed17000| i8042_command cmd=1060
  1879. |5ed17000| i8042_wait_write
  1880. |5ed17000| i8042_wait_write
  1881. |5ed17000| ps2_command aux=0 cmd=f4
  1882. |5ed17000| i8042 ctr old=61 new=70
  1883. |5ed17000| i8042_command cmd=1060
  1884. |5ed17000| i8042_wait_write
  1885. |5ed17000| i8042_wait_write
  1886. |5ed0f000| ehci_alloc_async_pipe 0x5ed1fdb0 0
  1887. |5ed0f000| ehci_send_pipe qh=0x5ed14a80 dir=0 data=0x00000000 size=0
  1888. |5ed17000| i8042_command cmd=1060
  1889. |5ed17000| i8042_wait_write
  1890. |5ed17000| i8042_wait_write
  1891. |5ed17000| ps2_sendbyte aux=0 cmd=f4
  1892. |5ed17000| i8042_kbd_write c=244
  1893. |5ed17000| i8042_wait_write
  1894. |5eb9f000| ehci_alloc_async_pipe 0x5ed1fed0 0
  1895. |5eb9f000| ehci_send_pipe qh=0x5ed14a00 dir=0 data=0x00000000 size=0
  1896. |5ed0f000| ehci_alloc_async_pipe 0x5ed1fdb0 0
  1897. |5ed0f000| config_usb: 0x5ed14ad0
  1898. |5ed0f000| ehci_send_pipe qh=0x5ed14a80 dir=128 data=0x5ed0ff7e size=8
  1899. |5ed0f000| device rev=0200 cls=ff sub=ff proto=ff size=64
  1900. |5ed0f000| ehci_alloc_async_pipe 0x5ed1fdb0 0
  1901. |5ed0f000| ehci_send_pipe qh=0x5ed14a80 dir=128 data=0x5ed0ffa4 size=9
  1902. |5ed0f000| ehci_send_pipe qh=0x5ed14a80 dir=128 data=0x5ed149a0 size=39
  1903. \5ed0f000/ End thread
  1904. |5eb9f000| ehci_alloc_async_pipe 0x5ed1fed0 0
  1905. |5eb9f000| config_usb: 0x5ed14a50
  1906. |5eb9f000| ehci_send_pipe qh=0x5ed14a00 dir=128 data=0x5eb9ff7e size=8
  1907. |5eb9f000| device rev=0200 cls=ef sub=02 proto=01 size=64
  1908. |5eb9f000| ehci_alloc_async_pipe 0x5ed1fed0 0
  1909. |5eb9f000| ehci_send_pipe qh=0x5ed14a00 dir=128 data=0x5eb9ffa4 size=9
  1910. |5eb9f000| ehci_send_pipe qh=0x5ed14a00 dir=128 data=0x5ed14770 size=603
  1911. |5ed17000| ps2 read fa
  1912. |5ed17000| i8042_command cmd=1060
  1913. |5ed17000| i8042_wait_write
  1914. |5ed17000| i8042_wait_write
  1915. |5ed17000| PS2 keyboard initialized
  1916. \5ed17000/ End thread
  1917. \5eb9f000/ End thread
  1918. |5eb9b000| set_address 0x5ed1fb80
  1919. \5eba1000/ End thread
  1920. \5eba5000/ End thread
  1921. \5ed10000/ End thread
  1922. \5ed15000/ End thread
  1923. \5eb9e000/ End thread
  1924. \5eba0000/ End thread
  1925. \5eba4000/ End thread
  1926. \5ed13000/ End thread
  1927. \5eb9d000/ End thread
  1928. \5ed0e000/ End thread
  1929. \5ed12000/ End thread
  1930. |5ed1c000| ehci_free_pipes 0x5ed1fc90
  1931. |5ed1d000| ehci_free_pipes 0x5ed1fdb0
  1932. |5ed1e000| ehci_free_pipes 0x5ed1fed0
  1933. |5eb9b000| ohci_alloc_async_pipe 0x5ed1fb80
  1934. |5eb9b000| ohci_send_pipe 0x5ed1f800
  1935. |5eb9b000| ohci_alloc_async_pipe 0x5ed1fb80
  1936. |5eb9b000| config_usb: 0x5ed1f800
  1937. |5eb9b000| ohci_send_pipe 0x5ed1f800
  1938. |5eb9b000| device rev=0110 cls=e0 sub=01 proto=01 size=64
  1939. |5eb9b000| ohci_alloc_async_pipe 0x5ed1fb80
  1940. |5eb9b000| ohci_send_pipe 0x5ed1f800
  1941. |5eb9b000| ohci_send_pipe 0x5ed1f800
  1942. \5ed1e000/ End thread
  1943. \5ed1d000/ End thread
  1944. \5eb9b000/ End thread
  1945. \5ed1c000/ End thread
  1946. \5eb90000/ End thread
  1947. \5eb92000/ End thread
  1948. \5eb96000/ End thread
  1949. \5eb9a000/ End thread
  1950. \5eb95000/ End thread
  1951. \5eb99000/ End thread
  1952. \5eb8f000/ End thread
  1953. |5ed18000| ohci_free_pipes 0x5ed1f8e0
  1954. |5ed19000| ohci_free_pipes 0x5ed1f9c0
  1955. \5eb91000/ End thread
  1956. \5eb94000/ End thread
  1957. \5eb98000/ End thread
  1958. \5eb9c000/ End thread
  1959. \5eb93000/ End thread
  1960. \5eb97000/ End thread
  1961. \5ed11000/ End thread
  1962. \5ed16000/ End thread
  1963. |5ed1a000| ohci_free_pipes 0x5ed1faa0
  1964. |5ed1b000| ohci_free_pipes 0x5ed1fb80
  1965. \5ed18000/ End thread
  1966. \5ed19000/ End thread
  1967. \5ed1a000/ End thread
  1968. \5ed1b000/ End thread
  1969. All threads complete.
  1970. Scan for option roms
  1971. Attempting to init PCI bdf 00:00.0 (vd 1022:1410)
  1972. Attempting to map option rom on dev 00:00.0
  1973. Option rom sizing returned 0 0
  1974. Attempting to init PCI bdf 00:00.2 (vd 1022:1419)
  1975. Attempting to map option rom on dev 00:00.2
  1976. Option rom sizing returned 0 0
  1977. Attempting to init PCI bdf 00:01.1 (vd 1002:9902)
  1978. Attempting to map option rom on dev 00:01.1
  1979. Option rom sizing returned 0 0
  1980. Attempting to init PCI bdf 00:02.0 (vd 1022:1412)
  1981. Attempting to map option rom on dev 00:02.0
  1982. Skipping non-normal pci device (type=1)
  1983. Attempting to init PCI bdf 00:04.0 (vd 1022:1414)
  1984. Attempting to map option rom on dev 00:04.0
  1985. Skipping non-normal pci device (type=1)
  1986. Attempting to init PCI bdf 00:05.0 (vd 1022:1415)
  1987. Attempting to map option rom on dev 00:05.0
  1988. Skipping non-normal pci device (type=1)
  1989. Attempting to init PCI bdf 00:14.0 (vd 1022:780b)
  1990. Attempting to map option rom on dev 00:14.0
  1991. Option rom sizing returned 0 0
  1992. Attempting to init PCI bdf 00:14.2 (vd 1022:780d)
  1993. Attempting to map option rom on dev 00:14.2
  1994. Option rom sizing returned 0 0
  1995. Attempting to init PCI bdf 00:14.3 (vd 1022:780e)
  1996. Attempting to map option rom on dev 00:14.3
  1997. Option rom sizing returned 0 0
  1998. Attempting to init PCI bdf 00:14.4 (vd 1022:780f)
  1999. Attempting to map option rom on dev 00:14.4
  2000. Skipping non-normal pci device (type=81)
  2001. Attempting to init PCI bdf 00:18.0 (vd 1022:1400)
  2002. Attempting to map option rom on dev 00:18.0
  2003. Option rom sizing returned 0 0
  2004. Attempting to init PCI bdf 00:18.1 (vd 1022:1401)
  2005. Attempting to map option rom on dev 00:18.1
  2006. Option rom sizing returned 0 0
  2007. Attempting to init PCI bdf 00:18.2 (vd 1022:1402)
  2008. Attempting to map option rom on dev 00:18.2
  2009. Option rom sizing returned 0 0
  2010. Attempting to init PCI bdf 00:18.3 (vd 1022:1403)
  2011. Attempting to map option rom on dev 00:18.3
  2012. Option rom sizing returned 0 0
  2013. Attempting to init PCI bdf 00:18.4 (vd 1022:1404)
  2014. Attempting to map option rom on dev 00:18.4
  2015. Option rom sizing returned 0 0
  2016. Attempting to init PCI bdf 00:18.5 (vd 1022:1405)
  2017. Attempting to map option rom on dev 00:18.5
  2018. Option rom sizing returned 0 0
  2019. Attempting to init PCI bdf 02:00.0 (vd 1969:10a0)
  2020. Attempting to map option rom on dev 02:00.0
  2021. Option rom sizing returned 0 0
  2022. Attempting to init PCI bdf 03:00.0 (vd 168c:0034)
  2023. Attempting to map option rom on dev 03:00.0
  2024. Option rom sizing returned f0280000 ffff0000
  2025. Inspecting possible rom at 0xf0280000 (vd=168c:0034 bdf=03:00.0)
  2026. No option rom signature (got beef)
  2027.  
  2028. Press ESC or \ / slash for boot menu, or wait for 10 seconds.
  2029.  
  2030. Checking for bootsplash
  2031. Select boot device:
  2032.  
  2033. 1. Ramdisk [kolcrpt]
  2034. 2. Ramdisk [memtst64]
  2035. 3. Ramdisk [flopbird]
  2036. 6. Payload [tint]
  2037. 7. Payload [coreinfo]
  2038.  
  2039. > 5
  2040. Searching bootorder for: HALT
  2041. Mapping hd drive 0x000f4ac0 to 0
  2042. drive 0x000f4ac0: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=1953525168
  2043. Mapping floppy drive 0x000f4bc0
  2044. Mapping floppy drive 0x000f4b90
  2045. Mapping floppy drive 0x000f4b60
  2046. Mapping cd drive 0x000f4b10
  2047. finalize PMM
  2048. malloc finalize
  2049. Space available for UMB: cf800-ec800, f4800-f4a90
  2050. Returned 16756736 bytes of ZoneHigh
  2051. e820 map has 10 items:
  2052. 0: 0000000000000000 - 000000000009fc00 = 1 RAM
  2053. 1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
  2054. 2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
  2055. 3: 0000000000100000 - 000000005eba6000 = 1 RAM
  2056. 4: 000000005eba6000 - 000000005ed0e000 = 2 RESERVED
  2057. 5: 000000005ed0e000 - 000000005fd29000 = 1 RAM
  2058. 6: 000000005fd29000 - 0000000080000000 = 2 RESERVED
  2059. 7: 00000000f8000000 - 00000000fc000000 = 2 RESERVED
  2060. 8: 00000000fec10000 - 00000000fec11000 = 2 RESERVED
  2061. 9: 0000000100000000 - 000000047f000000 = 1 RAM
  2062. Jump to int19
  2063. enter handle_19:
  2064. NULL
  2065. Booting from Hard Disk...
  2066. Booting from 0000:7c00
Advertisement
Add Comment
Please, Sign In to add comment