interface.sv

interface our_interface (input logic clk);      //signals coming from outside like top module, defined as input/output like this
logic [7:0]input_1;
logic [7:0]input_2;

logic [15:0]output_3;
endinterface