API tools faq
paste
regzarr

dec_4s

regzarr
Nov 7th, 2019
328
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
VeriLog 0.12 KB | None | 0 0
raw download clone embed print report
  1. module dec_4s(
  2.   input [3:0]s,
  3.   input we,
  4.   output [15:0]o
  5.   );
  6.  
  7.   assign o = we ? (16'd1 << s) : 16'd0;
  8.  
  9. endmodule
Add Comment
Please, Sign In to add comment
Public Pastes
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!