module clock10(
    output CLK
    );
    reg clk=1'b0;
    initial
    begin
    while(1)
    begin
        #10; clk=~clk;
    end
    end
    assign CLK=clk;
endmodule