module d_trigger(d, clk, q);
    input wire d;
    input wire clk;
    output wire q;
    wire r;
    wire a;
    wire b;

    assign a = d ~& clk;
    assign b = a ~& clk;
    assign q = a ~& r;
    assign r = b ~& q;
endmodule