Advertisement
Guest User

Untitled

a guest
Sep 2nd, 2018
192
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 0.78 KB | None | 0 0
  1. Processing bootloader.tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer:
  2. Properties: ports=2 bits=768 rports=1 wports=1 dbits=8 abits=7 words=96
  3. Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
  4. Bram geometry: abits=8 dbits=16 wports=0 rports=0
  5. Estimated number of duplicates for more read ports: dups=1
  6. Metrics for $__ICE40_RAM4K_M0: awaste=160 dwaste=8 bwaste=3328 waste=3328 efficiency=18
  7. Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
  8. Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
  9. Write port #0 is in clock domain \clk_48mhz.
  10. Mapped to bram port B1.
  11. Read port #0 is in clock domain !~async~.
  12. Bram port A1.1 has incompatible clock type.
  13. Failed to map read port #0.
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement