module reg_maps_to_wire(input A, B, clk,
                        output reg f1, f2);
    always @(posedge clk) begin
        f2 <= f1 ^ f2;
        f1 <= ~(A & B);
    end
endmodule