Advertisement
tim474

lscpu of Unchartevice 6540

Jan 22nd, 2023
124
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 2.75 KB | Software | 0 0
  1. Architecture: x86_64
  2. CPU op-mode(s): 32-bit, 64-bit
  3. Address sizes: 43 bits physical, 48 bits virtual
  4. Byte Order: Little Endian
  5. CPU(s): 4
  6. On-line CPU(s) list: 0-3
  7. Vendor ID: AuthenticAMD
  8. Model name: AMD Ryzen 3 3250U with Radeon Graphics
  9. CPU family: 23
  10. Model: 24
  11. Thread(s) per core: 2
  12. Core(s) per socket: 2
  13. Socket(s): 1
  14. Stepping: 1
  15. Frequency boost: enabled
  16. CPU(s) scaling MHz: 94%
  17. CPU max MHz: 2600.0000
  18. CPU min MHz: 1400.0000
  19. BogoMIPS: 5190.37
  20. Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflus
  21. h mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_t
  22. sc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmperf rapl pni pclmulqdq m
  23. onitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lah
  24. f_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osv
  25. w skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb
  26. hw_pstate ssbd ibpb vmmcall fsgsbase bmi1 avx2 smep bmi2 rdseed adx smap clflu
  27. shopt sha_ni xsaveopt xsavec xgetbv1 xsaves clzero irperf xsaveerptr arat npt
  28. lbrv svm_lock nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefi
  29. lter pfthreshold avic v_vmsave_vmload vgif overflow_recov succor smca sev sev_
  30. es
  31. Virtualization features:
  32. Virtualization: AMD-V
  33. Caches (sum of all):
  34. L1d: 64 KiB (2 instances)
  35. L1i: 128 KiB (2 instances)
  36. L2: 1 MiB (2 instances)
  37. L3: 4 MiB (1 instance)
  38. NUMA:
  39. NUMA node(s): 1
  40. NUMA node0 CPU(s): 0-3
  41. Vulnerabilities:
  42. Itlb multihit: Not affected
  43. L1tf: Not affected
  44. Mds: Not affected
  45. Meltdown: Not affected
  46. Mmio stale data: Not affected
  47. Retbleed: Mitigation; untrained return thunk; SMT vulnerable
  48. Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
  49. Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization
  50. Spectre v2: Mitigation; Retpolines, IBPB conditional, STIBP disabled, RSB filling, PBRSB-e
  51. IBRS Not affected
  52. Srbds: Not affected
  53. Tsx async abort: Not affected
  54.  
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement