Advertisement
tyler569

Architecture 2.1

Apr 28th, 2012
214
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 0.75 KB | None | 0 0
  1. Archetecture:
  2.  
  3. 8 registers - ABCDEFGH
  4. refered to in code as rrr or sss - just means "One of the registers"
  5.  
  6. 32 bytes of adressable RAM
  7.  
  8.  
  9. ROM[A] means ROM at adress in A register
  10. RAM[A] means RAM at adress in A register
  11.  
  12. 11 bit instructions
  13.  
  14. 000nnnnnnnn - send nnnnnnnn to A
  15.  
  16. 00100rrrsss - save value in rrr to sss
  17.  
  18. 01rrrsssooo - perform operation ooo on rrr and sss -> B
  19. ooo -
  20. 000 - AND
  21. 001 - OR
  22. 010 - XOR
  23. 011 - ADD
  24. 100 - NAND
  25. 101 - NOR
  26. 110 - XNOR
  27. 111 - SUB
  28.  
  29. 10000rrrccc - jump to ROM[A] if rrr is ccc
  30. ccc -
  31. >=< or multiple
  32.  
  33. 101dddddddd - unconditional jump to ROM[dddddddd]
  34.  
  35. 11w00000rrr - read/write RAM[A] to / from rrr
  36.  
  37. 11wdddddrrr - read/write RAM[ddddd] to / from rrr (fast access for first 32 bytes ROM)
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement