module top (
    input clk,
    output [6:0] sevenseg
    );

    wire [3:0] count;

    Counter4bit counter(clk,count);
    SevenSegDecoder decoder(count,seveseg);
end module