aglinserer

lscpu-good

Jun 18th, 2025 (edited)
61
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 2.55 KB | None | 0 0
  1. ubuntu@autoinstalled:~$ lscpu
  2. Architecture: aarch64
  3. CPU op-mode(s): 64-bit
  4. Byte Order: Little Endian
  5. CPU(s): 20
  6. On-line CPU(s) list: 0-19
  7. Vendor ID: ARM
  8. Model name: Cortex-X925
  9. Model: 1
  10. Thread(s) per core: 1
  11. Core(s) per socket: 10
  12. Socket(s): 1
  13. Stepping: r0p1
  14. Frequency boost: disabled
  15. CPU(s) scaling MHz: 100%
  16. CPU max MHz: 3900.0000
  17. CPU min MHz: 1378.0000
  18. BogoMIPS: 2000.00
  19. Flags: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm jscvt fcma lrcpc dcpop sha3 sm3 sm4 asimddp sha51
  20. 2 sve asimdfhm dit uscat ilrcpc flagm sb paca pacg dcpodp sve2 sveaes svepmull svebitperm svesha3 svesm4 flagm2 frint svei8mm sv
  21. ebf16 i8mm bf16 dgh bti ecv afp wfxt
  22. Model name: Cortex-A725
  23. Model: 1
  24. Thread(s) per core: 1
  25. Core(s) per socket: 10
  26. Socket(s): 1
  27. Stepping: r0p1
  28. CPU(s) scaling MHz: 100%
  29. CPU max MHz: 2808.0000
  30. CPU min MHz: 338.0000
  31. BogoMIPS: 2000.00
  32. Flags: fp asimd evtstrm aes pmull sha1 sha2 crc32 atomics fphp asimdhp cpuid asimdrdm jscvt fcma lrcpc dcpop sha3 sm3 sm4 asimddp sha51
  33. 2 sve asimdfhm dit uscat ilrcpc flagm sb paca pacg dcpodp sve2 sveaes svepmull svebitperm svesha3 svesm4 flagm2 frint svei8mm sv
  34. ebf16 i8mm bf16 dgh bti ecv afp wfxt
  35. Caches (sum of all):
  36. L1d: 1.3 MiB (20 instances)
  37. L1i: 1.3 MiB (20 instances)
  38. L2: 25 MiB (20 instances)
  39. L3: 24 MiB (2 instances)
  40. NUMA:
  41. NUMA node(s): 1
  42. NUMA node0 CPU(s): 0-19
  43. Vulnerabilities:
  44. Gather data sampling: Not affected
  45. Itlb multihit: Not affected
  46. L1tf: Not affected
  47. Mds: Not affected
  48. Meltdown: Not affected
  49. Mmio stale data: Not affected
  50. Reg file data sampling: Not affected
  51. Retbleed: Not affected
  52. Spec rstack overflow: Not affected
  53. Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl
  54. Spectre v1: Mitigation; __user pointer sanitization
  55. Spectre v2: Not affected
  56. Srbds: Not affected
  57. Tsx async abort: Not affected
Advertisement
Add Comment
Please, Sign In to add comment