Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- @----------------------------------------------------------
- @ Labo ARO2 - Micro architecture DECODE
- @ HEIG-VD / Institut REDS
- @ Prof. C. Andrés Pena
- @ Ass. Gaetan Matthey
- @----------------------------------------------------------
- @ Auteur : Florian Polier
- @ Date : 11.05.2018
- @----------------------------------------------------------
- @
- @ Execute etape 3
- @
- @----------------------------------------------------------
- @Attribution des valeurs de base
- mov r0, #4
- mov r1, r0
- mov r2, #8
- mov r3, #10
- @Test logique ALU
- and r0, r1 @r0 = 4
- orr r2, r1 @r2 = C
- eor r3, r1 @r3 = E
- mvn r2, r2 @r1 = FFF3
- @Attribution des valeurs de base
- mov r0, #2
- mov r1, r0
- mov r2, #8
- mov r3, #2
- @Décalages
- lsl r0, r3, #2 @r0 = 8
- lsl r2, r1 @r2 = 20
- lsr r2, r2, #1 @r2 = 10
- mov r1, #1
- lsr r2, r1 @r2 = 8
- @Attribution des valeurs de base
- mov r0, #4
- mov r1, r0
- mov r2, #8
- mov r3, #16
- add r3, r2, #7 @r3 = F
- add r1, r3, r0 @r5 = 13
- sub r2, r2, #3 @r2 = 5
- sub r0, r0, r0 @r0 = 0
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement