//clk - 100MHz
reg r1;
reg r2;

always @(negedge clk or posedge clk)
begin
  r1 <= in_data;
  r2 <= r1;
end