module test(
    input  wire [31:0] a,
    input  wire  [1:0] b,
    output wire  [7:0] x
);

//  assign x = a[(8*b)+:8];
    assign x = a[(b<<3)+:8];

endmodule