SHARE
TWEET

Untitled

a guest Feb 10th, 2016 309 Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
  1. --- a/arch/mips/bcm63xx/boards/board_bcm963xx.c
  2. +++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c
  3. @@ -1596,6 +1596,8 @@
  4.     .expected_cpu_id            = 0x6358,
  5.  
  6.     .has_uart0              = 1,
  7. +   .has_uart1              = 1,
  8. +  
  9.     .has_pci                = 1,
  10.     .has_ohci0              = 1,
  11.     .has_ehci0              = 1,
  12. @@ -1625,6 +1627,8 @@
  13.     .expected_cpu_id            = 0x6358,
  14.  
  15.     .has_uart0              = 1,
  16. +   .has_uart1              = 1,
  17. +
  18.     .has_pci                = 1,
  19.     .has_ohci0              = 1,
  20.     .has_ehci0              = 1,
  21. --- a/arch/mips/bcm63xx/boards/board_common.c
  22. +++ b/arch/mips/bcm63xx/boards/board_common.c
  23. @@ -122,9 +122,19 @@
  24.         else if (BCMCPU_IS_6358())
  25.             val |= GPIO_MODE_6358_ENET1_MII_CLK_INV;
  26.     }
  27. +  
  28. +   if (board.has_uart1) {
  29. +       if (BCMCPU_IS_6358())
  30. +         printk("Enabling GPIO29 (TXD) as UART1\n");
  31. +           val |= GPIO_MODE_6358_UART1;
  32. +           bcm_gpio_writel(bcm_gpio_readl(GPIO_CTL_LO_REG)|0x20000000, GPIO_CTL_LO_REG);
  33. +           printk("GPIO_CTL_LO_REG = 0x%x \n", bcm_gpio_readl(GPIO_CTL_LO_REG));
  34. +   }
  35.  
  36.     bcm_gpio_writel(val, GPIO_MODE_REG);
  37.  
  38. +
  39. +  
  40.  #if IS_ENABLED(CONFIG_USB)
  41.     if (BCMCPU_IS_6318() && (board.has_ehci0 || board.has_ohci0)) {
  42.         val = bcm_gpio_readl(GPIO_PINMUX_SEL0_6318);
RAW Paste Data
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy. OK, I Understand
Top