Guest User

log

a guest
Dec 7th, 2025
27
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 7.63 KB | None | 0 0
  1. STM32MP> NOTICE: CPU: STM32MP157FAC Rev.Z
  2. NOTICE: Model: STMicroelectronics STM32MP157F-DK2 Discovery Board
  3. NOTICE: Board: MB1272 Var4.0 Rev.C-03
  4. NOTICE: BL2: v2.10-stm32mp1-r1.0(release):v2.10-stm32mp-r1(75f8c318)
  5. NOTICE: BL2: Built : 20:50:54, Dec 6 2025
  6. NOTICE: BL2: Booting BL32
  7. I/TC: Early console on UART#4
  8. I/TC:
  9. I/TC: Embedded DTB found
  10. I/TC: OP-TEE version: 4.0.0-stm32mp-r1 (gcc version 14.3.0 (crosstool-NG 1.28.0m
  11. I/TC: WARNING: This OP-TEE configuration might be insecure!
  12. I/TC: WARNING: Please check https://optee.readthedocs.io/en/latest/architecturel
  13. I/TC: Primary CPU initializing
  14. I/TC: WARNING: All debug accesses are allowed
  15. I/TC: Override the OTP 18: 0x7bbd0000 to 0x7bbd01e0
  16. I/TC: WARNING: Embeds insecure stm32mp_provisioning driver
  17. I/TC: UART console (non-secure)
  18. I/TC: Platform stm32mp1: flavor PLATFORM_FLAVOR - DT stm32mp157f-dk2.dts
  19. I/TC: OP-TEE ST profile: system_services
  20. I/TC: Primary CPU switching to normal world boot
  21. I/TC: Reserved shared memory is disabled
  22. I/TC: Dynamic shared memory is enabled
  23. I/TC: Normal World virtualization support is disabled
  24. I/TC: Asynchronous notifications are disabled
  25. optee optee: OP-TEE: revision 4.0 (d9c4df97)
  26.  
  27.  
  28. U-Boot 2023.10-stm32mp-r1 (Dec 06 2025 - 20:01:46 +0100)
  29.  
  30. CPU: STM32MP157FAC Rev.Z
  31. Model: STMicroelectronics STM32MP157F-DK2 Discovery Board
  32. Board: stm32mp1 in trusted mode (st,stm32mp157f-dk2)
  33. Board: MB1272 Var4.0 Rev.C-03
  34. DRAM: no /fwu-mdata node ?
  35. 512 MiB
  36. optee optee: OP-TEE: revision 4.0 (d9c4df97)
  37. I/TC: Reserved shared memory is disabled
  38. I/TC: Dynamic shared memory is enabled
  39. I/TC: Normal World virtualization support is disabled
  40. I/TC: Asynchronous notifications are disabled
  41. Clocks:
  42. - MPU : 800 MHz
  43. - MCU : 208.878 MHz
  44. - AXI : 266.500 MHz
  45. - PER : 24 MHz
  46. - DDR : 533 MHz
  47. Core: 384 devices, 44 uclasses, devicetree: board
  48. WDT: Started watchdog with servicing every 1000ms (32s timeout)
  49. NAND: 0 MiB
  50. MMC: STM32 SD/MMC: 0
  51. Loading Environment from EXT4... OK
  52. In: serial
  53. Out: serial
  54. Err: serial
  55. Net: eth0: ethernet@5800a000
  56. No EFI system partition
  57. No EFI system partition
  58. Failed to persist EFI variables
  59. Hit any key to stop autoboot: 0
  60. ethernet@5800a000 Waiting for PHY auto negotiation to complete...... done
  61. Using ethernet@5800a000 device
  62. TFTP from server 192.168.0.1; our IP address is 192.168.0.100
  63. Filename 'zImage'.
  64. Load address: 0xc2000000
  65. Loading: ################################################## 8.6 MiB
  66. 7 MiB/s
  67. done
  68. Bytes transferred = 8987136 (892200 hex)
  69. Using ethernet@5800a000 device
  70. TFTP from server 192.168.0.1; our IP address is 192.168.0.100
  71. Filename 'stm32mp157f-dk2_opt.dtb'.
  72. Load address: 0xc4000000
  73. Loading: ################################################## 67.7 KiB
  74. 6.6 MiB/s
  75. done
  76. Bytes transferred = 69339 (10edb hex)
  77. Kernel image @ 0xc2000000 [ 0x000000 - 0x892200 ]
  78. ## Flattened Device Tree blob at c4000000
  79. Booting using the fdt blob at 0xc4000000
  80. Working FDT set to c4000000
  81. Loading Device Tree to cffec000, end cffffeda ... OK
  82. Working FDT set to cffec000
  83.  
  84. Starting kernel ...
  85.  
  86. I/TC: Secondary CI/TC: Secondary CPU 1 switching to normal world boot
  87. E/TC:0 Panic 'Watchdog' at core/drivers/stm32_iwdg.c:228 <stm32_iwdg_it_handl>
  88. E/TC:0 TEE load address @ 0xde000000
  89. E/TC:0 Call stack:
  90. E/TC:0 0xde003b91
  91. E/TC:0 0xde019e61
  92. E/TC:0 0xde00c26f
  93. E/TC:0 0xde019985
  94. E/TC:0 0xde0099cf
  95. E/TC:0 0xde000390
  96. I/TC: Halting CPU 1
  97.  
Advertisement
Add Comment
Please, Sign In to add comment