Pastebin
API
tools
faq
paste
Login
Sign up
SHARE
TWEET
Verilog length example
natsfr
Mar 22nd, 2017
418
0
Never
Add comment
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!
VeriLog
0.04 KB
| None
|
0
0
raw
download
clone
embed
print
report
parameter
A
=
3
;
reg
[
7
:
0
]
b
=
{
3'b101
,
A
}
;
Advertisement
Add Comment
Please,
Sign In
to add comment
Public Pastes
December smells like money
CSS | 36 min ago | 0.29 KB
Untitled
36 min ago | 0.29 KB
Uninstall-n8n-Nodejs-Thoroughly.ps1
PowerShell | 2 hours ago | 10.15 KB
Izlego M3U
3 hours ago | 0.03 KB
Untitled
4 hours ago | 57.98 KB
Untitled
4 hours ago | 59.63 KB
Untitled
4 hours ago | 61.14 KB
Untitled
4 hours ago | 62.22 KB
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the
Cookies Policy
.
OK, I Understand
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!