Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- Initializing SDRAM @0x40000000...
- Switching SDRAM to software control.
- Write leveling:
- tCK equivalent taps: 568
- Cmd/Clk scan (0-284)
- |11111 |11111 |11111 |11111| best: 0
- Setting Cmd/Clk delay to 0 taps.
- Data scan:
- m0: |111111111111111111111111| delay: 00
- m1: |111111111111111111111111| delay: 00
- m2: |111111111111111111111111| delay: 00
- m3: |111111111111111111111111| delay: 00
- Write latency calibration:
- m0:0 m1:0 m2:0 m3:0
- Read leveling:
- m0, b00: |00000000000000000000000000000000| delays: -
- m0, b01: |00000000000000000000000000000000| delays: -
- m0, b02: |00000000000000000000000000000000| delays: -
- m0, b03: |00000000000000000000000000000000| delays: -
- m0, b04: |00000000000000000000000000000000| delays: -
- m0, b05: |00000000000000000000000000000000| delays: -
- m0, b06: |00000000000000000000000000000000| delays: -
- m0, b07: |00000000000000000000000000000000| delays: -
- best: m0, b00 delays: -
- m1, b00: |00000000000000000000000000000000| delays: -
- m1, b01: |00000000000000000000000000000000| delays: -
- m1, b02: |00000000000000000000000000000000| delays: -
- m1, b03: |00000000000000000000000000000000| delays: -
- m1, b04: |00000000000000000000000000000000| delays: -
- m1, b05: |00000000000000000000000000000000| delays: -
- m1, b06: |00000000000000000000000000000000| delays: -
- m1, b07: |00000000000000000000000000000000| delays: -
- best: m1, b00 delays: -
- m2, b00: |00000000000000000000000000000000| delays: -
- m2, b01: |00000000000000000000000000000000| delays: -
- m2, b02: |00000000000000000000000000000000| delays: -
- m2, b03: |00000000000000000000000000000000| delays: -
- m2, b04: |00000000000000000000000000000000| delays: -
- m2, b05: |00000000000000000000000000000000| delays: -
- m2, b06: |00000000000000000000000000000000| delays: -
- m2, b07: |00000000000000000000000000000000| delays: -
- best: m2, b00 delays: -
- m3, b00: |00000000000000000000000000000000| delays: -
- m3, b01: |00000000000000000000000000000000| delays: -
- m3, b02: |00000000000000000000000000000000| delays: -
- m3, b03: |00000000000000000000000000000000| delays: -
- m3, b04: |00000000000000000000000000000000| delays: -
- m3, b05: |00000000000000000000000000000000| delays: -
- m3, b06: |00000000000000000000000000000000| delays: -
- m3, b07: |00000000000000000000000000000000| delays: -
- best: m3, b00 delays: -
- Switching SDRAM to hardware control.
- Memtest at 0x40000000 (2.0MiB)...
- Write: 0x40000000-0x40200000 2.0MiB
- Read: 0x40000000-0x40200000 2.0MiB
- bus errors: 256/256
- addr errors: 8192/8192
- data errors: 524288/524288
- Memtest KO
- Memory initialization failed
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement