library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity halfadder is
  port(a,   b:     in  bit;
       s, c: out bit);
end halfadder;

architecture DATAFLOW of halfadder is
begin
    s   <= A xor B;
    c <= A and B;
end DATAFLOW;