module mux2_1_flux_date(input a,b,input sel,output o);assign o = sel ? b : a;endmodulemodule mux2_1_comp(input a,b,input sel,output reg o);always@(a,b,sel)begino = a;if(sel)o = b;elseo = a;endendmodule