Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- DDR version 1.05 20170331
- In
- LPDDR3
- 786MHz
- Bus Width=32 Col=11 Bank=8 Row=14/14 CS=2 Die Bus-Width=32 Size=2048MB
- ddrconfig:7
- OUT
- Boot1 Release Time: 2017-02-23, version: 2.39
- ChipType = 0x11, 127
- WR_REL_SET is 0 4
- SdmmcInit=2 0
- BootCapSize=2000
- UserCapSize=1ce8000
- FwPartOffset=2000 , 2000
- StorageInit ok = 26175
- SecureMode : SBOOT_MODE_NS
- LoadTrustBL
- Trust version:102
- BL2: Loading BL3-0
- No find bl30.bin
- BL2: Loading BL3-1
- image_size:0x12c
- image_base:0x10000
- image_size:0x18
- image_base:0xff091000
- BL2: Loading BL3-2
- image_size:0x1e0
- image_base:0x8400000
- Load uboot, ReadLba = 2000
- Load OK, addr=0x200000, size=0x57e0c
- sha_hw_verify
- RunBL31 0x10000
- NOTICE: BL31: v1.3(debug):f947c7e
- NOTICE: BL31: Built : 10:37:40, May 25 2017
- NOTICE: BL31:Rockchip release version: v1.3
- INFO: ARM GICv2 driver initialized
- INFO: Using rkfiq sec cpu_context!
- INFO: boot cpu mask: 1
- INFO: plat_rockchip_pmu_init: pd status 0xe
- INFO: BL31: Initializing runtime services
- INFO: BL31: Preparing for EL3 exit to normal world
- INFO: Entry point address = 0x200000
- INFO: SPSR = 0x3c9
- U-Boot 2017.02-RK3328-06-gef6f23e (Jul 01 2017 - 22:23:44), Build: jenkins-android-7.1-rock-64-37
- CPU: rk3328
- cpu version = 1
- CPU's clock information:
- arm pll = 600000000HZ
- general pll = 800000000HZ
- ddr pll = 1572000000HZ
- codec pll = 594000000HZ
- new pll = 594000000HZ
- Board: Rockchip platform Board
- Uboot as second level loader
- DRAM: Found dram banks: 1
- Adding bank:0000000000200000(000000007fe00000)
- 128 MiB
- GIC CPU mask = 0x00000001
- SdmmcInit = 0 20
- SdmmcInit = 2 0
- storage init OK!
- Using default environment
- GetParam
- remotectl v0.1
- pwm freq=0x11b3dc
- pwm_freq_nstime=0x35d
- Load FDT from resource image.
- no key node
- rk816_set_regulator_init vdd_arm init uV:1225000
- pmic:rk805
- can't find dts node for pwm0
- CPU's clock information:
- arm pll = 1200000000HZ
- general pll = 800000000HZ
- ddr pll = 1572000000HZ
- codec pll = 594000000HZ
- new pll = 594000000HZ
- SecureBootEn = 0, SecureBootLock = 0
- #Boot ver: 2017-03-31#2.39
- empty serial no.
- normal boot.
- checkKey
- vbus = 1
- rockusb key pressed.
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement