Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- ################################################################
- # This is a generated script based on design: design_1
- #
- # Though there are limitations about the generated script,
- # the main purpose of this utility is to make learning
- # IP Integrator Tcl commands easier.
- ################################################################
- ################################################################
- # Check if script is running in correct Vivado version.
- ################################################################
- set scripts_vivado_version 2015.4
- set current_vivado_version [version -short]
- if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
- puts ""
- puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
- return 1
- }
- ################################################################
- # START
- ################################################################
- # To test this script, run the following commands from Vivado Tcl console:
- # source design_1_script.tcl
- # If you do not already have a project created,
- # you can create a project using the following command:
- # create_project project_1 myproj -part xc7z010clg400-1
- # set_property BOARD_PART digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
- # CHECKING IF PROJECT EXISTS
- if { [get_projects -quiet] eq "" } {
- puts "ERROR: Please open or create a project!"
- return 1
- }
- # CHANGE DESIGN NAME HERE
- set design_name design_1
- # If you do not already have an existing IP Integrator design open,
- # you can create a design using the following command:
- # create_bd_design $design_name
- # Creating design if needed
- set errMsg ""
- set nRet 0
- set cur_design [current_bd_design -quiet]
- set list_cells [get_bd_cells -quiet]
- if { ${design_name} eq "" } {
- # USE CASES:
- # 1) Design_name not set
- set errMsg "ERROR: Please set the variable <design_name> to a non-empty value."
- set nRet 1
- } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
- # USE CASES:
- # 2): Current design opened AND is empty AND names same.
- # 3): Current design opened AND is empty AND names diff; design_name NOT in project.
- # 4): Current design opened AND is empty AND names diff; design_name exists in project.
- if { $cur_design ne $design_name } {
- puts "INFO: Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
- set design_name [get_property NAME $cur_design]
- }
- puts "INFO: Constructing design in IPI design <$cur_design>..."
- } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
- # USE CASES:
- # 5) Current design opened AND has components AND same names.
- set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
- set nRet 1
- } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
- # USE CASES:
- # 6) Current opened design, has components, but diff names, design_name exists in project.
- # 7) No opened design, design_name exists in project.
- set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
- set nRet 2
- } else {
- # USE CASES:
- # 8) No opened design, design_name not in project.
- # 9) Current opened design, has components, but diff names, design_name not in project.
- puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
- create_bd_design $design_name
- puts "INFO: Making design <$design_name> as current_bd_design."
- current_bd_design $design_name
- }
- puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
- if { $nRet != 0 } {
- puts $errMsg
- return $nRet
- }
- ##################################################################
- # DESIGN PROCs
- ##################################################################
- # Procedure to create entire design; Provide argument to make
- # procedure reusable. If parentCell is "", will use root.
- proc create_root_design { parentCell } {
- if { $parentCell eq "" } {
- set parentCell [get_bd_cells /]
- }
- # Get object for parentCell
- set parentObj [get_bd_cells $parentCell]
- if { $parentObj == "" } {
- puts "ERROR: Unable to find parent cell <$parentCell>!"
- return
- }
- # Make sure parentObj is hier blk
- set parentType [get_property TYPE $parentObj]
- if { $parentType ne "hier" } {
- puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
- return
- }
- # Save current instance; Restore later
- set oldCurInst [current_bd_instance .]
- # Set parent object as current
- current_bd_instance $parentObj
- # Create interface ports
- set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
- set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
- # Create ports
- # Create instance: axi_dma_0, and set properties
- set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
- set_property -dict [ list \
- CONFIG.c_include_mm2s {0} \
- CONFIG.c_include_sg {0} \
- CONFIG.c_s2mm_burst_size {256} \
- CONFIG.c_sg_include_stscntrl_strm {0} \
- CONFIG.c_sg_length_width {23} \
- ] $axi_dma_0
- # Create instance: axi_dma_1, and set properties
- set axi_dma_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1 ]
- set_property -dict [ list \
- CONFIG.c_include_s2mm {0} \
- CONFIG.c_include_sg {0} \
- CONFIG.c_m_axi_mm2s_data_width {64} \
- CONFIG.c_m_axis_mm2s_tdata_width {64} \
- CONFIG.c_mm2s_burst_size {256} \
- CONFIG.c_sg_include_stscntrl_strm {0} \
- CONFIG.c_sg_length_width {23} \
- ] $axi_dma_1
- # Create instance: axi_interconnect_0, and set properties
- set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
- set_property -dict [ list \
- CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
- CONFIG.ENABLE_PROTOCOL_CHECKERS {0} \
- CONFIG.NUM_MI {1} \
- CONFIG.NUM_SI {2} \
- CONFIG.XBAR_DATA_WIDTH {64} \
- ] $axi_interconnect_0
- # Create instance: axi_interconnect_1, and set properties
- set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
- set_property -dict [ list \
- CONFIG.NUM_MI {2} \
- CONFIG.NUM_SI {1} \
- ] $axi_interconnect_1
- # Create instance: fifo_generator_0, and set properties
- set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.0 fifo_generator_0 ]
- set_property -dict [ list \
- CONFIG.Empty_Threshold_Assert_Value_axis {62} \
- CONFIG.Empty_Threshold_Assert_Value_rach {14} \
- CONFIG.Empty_Threshold_Assert_Value_wach {14} \
- CONFIG.Empty_Threshold_Assert_Value_wrch {14} \
- CONFIG.Enable_TLAST {true} \
- CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} \
- CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} \
- CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} \
- CONFIG.Full_Flags_Reset_Value {1} \
- CONFIG.Full_Threshold_Assert_Value_axis {63} \
- CONFIG.Full_Threshold_Assert_Value_rach {15} \
- CONFIG.Full_Threshold_Assert_Value_wach {15} \
- CONFIG.Full_Threshold_Assert_Value_wrch {15} \
- CONFIG.INTERFACE_TYPE {AXI_STREAM} \
- CONFIG.Input_Depth_axis {64} \
- CONFIG.Reset_Type {Asynchronous_Reset} \
- CONFIG.TDATA_NUM_BYTES {8} \
- CONFIG.TKEEP_WIDTH {8} \
- CONFIG.TSTRB_WIDTH {8} \
- ] $fifo_generator_0
- # Create instance: proc_sys_reset_0, and set properties
- set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
- # Create instance: proc_sys_reset_1, and set properties
- set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]
- # Create instance: processing_system7_0, and set properties
- set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
- set_property -dict [ list \
- CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
- CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {667} \
- CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
- CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
- CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
- CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
- CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
- CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
- CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {35} \
- CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {3} \
- CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
- CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
- CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
- CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
- CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
- CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
- CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
- CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
- CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
- CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
- CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
- CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
- CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
- CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
- CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
- CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
- CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
- CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
- CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
- CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
- CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
- CONFIG.PCW_ENET_RESET_ENABLE {0} \
- CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
- CONFIG.PCW_ENET_RESET_SELECT {<Select>} \
- CONFIG.PCW_EN_4K_TIMER {0} \
- CONFIG.PCW_EN_CLK1_PORT {1} \
- CONFIG.PCW_EN_RST1_PORT {1} \
- CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
- CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150} \
- CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
- CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
- CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
- CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
- CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
- CONFIG.PCW_IRQ_F2P_INTR {1} \
- CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
- CONFIG.PCW_MIO_0_DIRECTION {inout} \
- CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_0_PULLUP {enabled} \
- CONFIG.PCW_MIO_0_SLEW {slow} \
- CONFIG.PCW_MIO_10_DIRECTION {inout} \
- CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_10_PULLUP {enabled} \
- CONFIG.PCW_MIO_10_SLEW {slow} \
- CONFIG.PCW_MIO_11_DIRECTION {inout} \
- CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_11_PULLUP {enabled} \
- CONFIG.PCW_MIO_11_SLEW {slow} \
- CONFIG.PCW_MIO_12_DIRECTION {inout} \
- CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_12_PULLUP {enabled} \
- CONFIG.PCW_MIO_12_SLEW {slow} \
- CONFIG.PCW_MIO_13_DIRECTION {inout} \
- CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_13_PULLUP {enabled} \
- CONFIG.PCW_MIO_13_SLEW {slow} \
- CONFIG.PCW_MIO_14_DIRECTION {inout} \
- CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_14_PULLUP {enabled} \
- CONFIG.PCW_MIO_14_SLEW {slow} \
- CONFIG.PCW_MIO_15_DIRECTION {inout} \
- CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_15_PULLUP {enabled} \
- CONFIG.PCW_MIO_15_SLEW {slow} \
- CONFIG.PCW_MIO_16_DIRECTION {out} \
- CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_16_PULLUP {enabled} \
- CONFIG.PCW_MIO_16_SLEW {fast} \
- CONFIG.PCW_MIO_17_DIRECTION {out} \
- CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_17_PULLUP {enabled} \
- CONFIG.PCW_MIO_17_SLEW {fast} \
- CONFIG.PCW_MIO_18_DIRECTION {out} \
- CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_18_PULLUP {enabled} \
- CONFIG.PCW_MIO_18_SLEW {fast} \
- CONFIG.PCW_MIO_19_DIRECTION {out} \
- CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_19_PULLUP {enabled} \
- CONFIG.PCW_MIO_19_SLEW {fast} \
- CONFIG.PCW_MIO_1_DIRECTION {inout} \
- CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_1_PULLUP {enabled} \
- CONFIG.PCW_MIO_1_SLEW {slow} \
- CONFIG.PCW_MIO_20_DIRECTION {out} \
- CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_20_PULLUP {enabled} \
- CONFIG.PCW_MIO_20_SLEW {fast} \
- CONFIG.PCW_MIO_21_DIRECTION {out} \
- CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_21_PULLUP {enabled} \
- CONFIG.PCW_MIO_21_SLEW {fast} \
- CONFIG.PCW_MIO_22_DIRECTION {in} \
- CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_22_PULLUP {enabled} \
- CONFIG.PCW_MIO_22_SLEW {fast} \
- CONFIG.PCW_MIO_23_DIRECTION {in} \
- CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_23_PULLUP {enabled} \
- CONFIG.PCW_MIO_23_SLEW {fast} \
- CONFIG.PCW_MIO_24_DIRECTION {in} \
- CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_24_PULLUP {enabled} \
- CONFIG.PCW_MIO_24_SLEW {fast} \
- CONFIG.PCW_MIO_25_DIRECTION {in} \
- CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_25_PULLUP {enabled} \
- CONFIG.PCW_MIO_25_SLEW {fast} \
- CONFIG.PCW_MIO_26_DIRECTION {in} \
- CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_26_PULLUP {enabled} \
- CONFIG.PCW_MIO_26_SLEW {fast} \
- CONFIG.PCW_MIO_27_DIRECTION {in} \
- CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_27_PULLUP {enabled} \
- CONFIG.PCW_MIO_27_SLEW {fast} \
- CONFIG.PCW_MIO_28_DIRECTION {inout} \
- CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_28_PULLUP {enabled} \
- CONFIG.PCW_MIO_28_SLEW {slow} \
- CONFIG.PCW_MIO_29_DIRECTION {inout} \
- CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_29_PULLUP {enabled} \
- CONFIG.PCW_MIO_29_SLEW {slow} \
- CONFIG.PCW_MIO_2_DIRECTION {inout} \
- CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_2_PULLUP {disabled} \
- CONFIG.PCW_MIO_2_SLEW {slow} \
- CONFIG.PCW_MIO_30_DIRECTION {inout} \
- CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_30_PULLUP {enabled} \
- CONFIG.PCW_MIO_30_SLEW {slow} \
- CONFIG.PCW_MIO_31_DIRECTION {inout} \
- CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_31_PULLUP {enabled} \
- CONFIG.PCW_MIO_31_SLEW {slow} \
- CONFIG.PCW_MIO_32_DIRECTION {inout} \
- CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_32_PULLUP {enabled} \
- CONFIG.PCW_MIO_32_SLEW {slow} \
- CONFIG.PCW_MIO_33_DIRECTION {inout} \
- CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_33_PULLUP {enabled} \
- CONFIG.PCW_MIO_33_SLEW {slow} \
- CONFIG.PCW_MIO_34_DIRECTION {inout} \
- CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_34_PULLUP {enabled} \
- CONFIG.PCW_MIO_34_SLEW {slow} \
- CONFIG.PCW_MIO_35_DIRECTION {inout} \
- CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_35_PULLUP {enabled} \
- CONFIG.PCW_MIO_35_SLEW {slow} \
- CONFIG.PCW_MIO_36_DIRECTION {inout} \
- CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_36_PULLUP {enabled} \
- CONFIG.PCW_MIO_36_SLEW {slow} \
- CONFIG.PCW_MIO_37_DIRECTION {inout} \
- CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_37_PULLUP {enabled} \
- CONFIG.PCW_MIO_37_SLEW {slow} \
- CONFIG.PCW_MIO_38_DIRECTION {inout} \
- CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_38_PULLUP {enabled} \
- CONFIG.PCW_MIO_38_SLEW {slow} \
- CONFIG.PCW_MIO_39_DIRECTION {inout} \
- CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_39_PULLUP {enabled} \
- CONFIG.PCW_MIO_39_SLEW {slow} \
- CONFIG.PCW_MIO_3_DIRECTION {inout} \
- CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_3_PULLUP {disabled} \
- CONFIG.PCW_MIO_3_SLEW {slow} \
- CONFIG.PCW_MIO_40_DIRECTION {inout} \
- CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_40_PULLUP {enabled} \
- CONFIG.PCW_MIO_40_SLEW {slow} \
- CONFIG.PCW_MIO_41_DIRECTION {inout} \
- CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_41_PULLUP {enabled} \
- CONFIG.PCW_MIO_41_SLEW {slow} \
- CONFIG.PCW_MIO_42_DIRECTION {inout} \
- CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_42_PULLUP {enabled} \
- CONFIG.PCW_MIO_42_SLEW {slow} \
- CONFIG.PCW_MIO_43_DIRECTION {inout} \
- CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_43_PULLUP {enabled} \
- CONFIG.PCW_MIO_43_SLEW {slow} \
- CONFIG.PCW_MIO_44_DIRECTION {inout} \
- CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_44_PULLUP {enabled} \
- CONFIG.PCW_MIO_44_SLEW {slow} \
- CONFIG.PCW_MIO_45_DIRECTION {inout} \
- CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_45_PULLUP {enabled} \
- CONFIG.PCW_MIO_45_SLEW {slow} \
- CONFIG.PCW_MIO_46_DIRECTION {inout} \
- CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_46_PULLUP {enabled} \
- CONFIG.PCW_MIO_46_SLEW {slow} \
- CONFIG.PCW_MIO_47_DIRECTION {in} \
- CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_47_PULLUP {enabled} \
- CONFIG.PCW_MIO_47_SLEW {slow} \
- CONFIG.PCW_MIO_48_DIRECTION {out} \
- CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_48_PULLUP {enabled} \
- CONFIG.PCW_MIO_48_SLEW {slow} \
- CONFIG.PCW_MIO_49_DIRECTION {in} \
- CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_49_PULLUP {enabled} \
- CONFIG.PCW_MIO_49_SLEW {slow} \
- CONFIG.PCW_MIO_4_DIRECTION {inout} \
- CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_4_PULLUP {disabled} \
- CONFIG.PCW_MIO_4_SLEW {slow} \
- CONFIG.PCW_MIO_50_DIRECTION {inout} \
- CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_50_PULLUP {enabled} \
- CONFIG.PCW_MIO_50_SLEW {slow} \
- CONFIG.PCW_MIO_51_DIRECTION {inout} \
- CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_51_PULLUP {enabled} \
- CONFIG.PCW_MIO_51_SLEW {slow} \
- CONFIG.PCW_MIO_52_DIRECTION {out} \
- CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_52_PULLUP {enabled} \
- CONFIG.PCW_MIO_52_SLEW {slow} \
- CONFIG.PCW_MIO_53_DIRECTION {inout} \
- CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
- CONFIG.PCW_MIO_53_PULLUP {enabled} \
- CONFIG.PCW_MIO_53_SLEW {slow} \
- CONFIG.PCW_MIO_5_DIRECTION {inout} \
- CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_5_PULLUP {disabled} \
- CONFIG.PCW_MIO_5_SLEW {slow} \
- CONFIG.PCW_MIO_6_DIRECTION {inout} \
- CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_6_PULLUP {disabled} \
- CONFIG.PCW_MIO_6_SLEW {slow} \
- CONFIG.PCW_MIO_7_DIRECTION {out} \
- CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_7_PULLUP {disabled} \
- CONFIG.PCW_MIO_7_SLEW {slow} \
- CONFIG.PCW_MIO_8_DIRECTION {out} \
- CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_8_PULLUP {disabled} \
- CONFIG.PCW_MIO_8_SLEW {slow} \
- CONFIG.PCW_MIO_9_DIRECTION {inout} \
- CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
- CONFIG.PCW_MIO_9_PULLUP {enabled} \
- CONFIG.PCW_MIO_9_SLEW {slow} \
- CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
- CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
- CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
- CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
- CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
- CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
- CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
- CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
- CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} \
- CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
- CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
- CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {<Select>} \
- CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
- CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
- CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
- CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
- CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
- CONFIG.PCW_QSPI_QSPI_IO {<Select>} \
- CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
- CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
- CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
- CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
- CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
- CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
- CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} \
- CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
- CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
- CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
- CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
- CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
- CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
- CONFIG.PCW_UART1_BAUD_RATE {115200} \
- CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
- CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
- CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
- CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
- CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
- CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
- CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
- CONFIG.PCW_UIPARAM_DDR_AL {0} \
- CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
- CONFIG.PCW_UIPARAM_DDR_BL {8} \
- CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.221} \
- CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.222} \
- CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.217} \
- CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.244} \
- CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
- CONFIG.PCW_UIPARAM_DDR_CL {7} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {18.8} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {18.8} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {18.8} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {18.8} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
- CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
- CONFIG.PCW_UIPARAM_DDR_CWL {6} \
- CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
- CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {22.8} \
- CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
- CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {27.9} \
- CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
- CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {22.9} \
- CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
- CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {29.4} \
- CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
- CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.050} \
- CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.044} \
- CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.035} \
- CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.100} \
- CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {22.8} \
- CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
- CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {27.9} \
- CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
- CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {22.9} \
- CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
- CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {29.4} \
- CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
- CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
- CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
- CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
- CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
- CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
- CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
- CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} \
- CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
- CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
- CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
- CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
- CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
- CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
- CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
- CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
- CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
- CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
- CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
- CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
- CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
- CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
- CONFIG.PCW_USB0_RESET_ENABLE {0} \
- CONFIG.PCW_USB0_RESET_IO {<Select>} \
- CONFIG.PCW_USB0_USB0_IO {<Select>} \
- CONFIG.PCW_USB_RESET_ENABLE {0} \
- CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
- CONFIG.PCW_USB_RESET_SELECT {<Select>} \
- CONFIG.PCW_USE_AXI_NONSECURE {0} \
- CONFIG.PCW_USE_CROSS_TRIGGER {0} \
- CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1} \
- CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
- CONFIG.PCW_USE_HIGH_OCM {1} \
- CONFIG.PCW_USE_M_AXI_GP0 {1} \
- CONFIG.PCW_USE_S_AXI_ACP {1} \
- ] $processing_system7_0
- # Create instance: xlconcat_0, and set properties
- set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
- # Create interface connections
- connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
- connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
- connect_bd_intf_net -intf_net axi_dma_1_M_AXIS_MM2S [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S] [get_bd_intf_pins fifo_generator_0/S_AXIS]
- connect_bd_intf_net -intf_net axi_dma_1_M_AXI_MM2S [get_bd_intf_pins axi_dma_1/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
- connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
- connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_1/M00_AXI]
- connect_bd_intf_net -intf_net axi_interconnect_1_M01_AXI [get_bd_intf_pins axi_dma_1/S_AXI_LITE] [get_bd_intf_pins axi_interconnect_1/M01_AXI]
- connect_bd_intf_net -intf_net fifo_generator_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins fifo_generator_0/M_AXIS]
- connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
- connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
- # Create port connections
- connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
- connect_bd_net -net M01_ARESETN_1 [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_dma_1/axi_resetn] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
- connect_bd_net -net Net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_1/m_axi_mm2s_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins fifo_generator_0/s_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK]
- connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In0]
- connect_bd_net -net axi_dma_1_mm2s_introut [get_bd_pins axi_dma_1/mm2s_introut] [get_bd_pins xlconcat_0/In1]
- connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
- connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins fifo_generator_0/s_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
- connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
- connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
- connect_bd_net -net processing_system7_0_FCLK_RESET1_N [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET1_N]
- connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
- # Create address segments
- create_bd_addr_seg -range 0x20000000 -offset 0x0 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_0_ACP_DDR_LOWOCM
- create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_0_ACP_M_AXI_GP0
- create_bd_addr_seg -range 0x20000000 -offset 0x0 [get_bd_addr_spaces axi_dma_1/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM] SEG_processing_system7_0_ACP_DDR_LOWOCM
- create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces axi_dma_1/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0] SEG_processing_system7_0_ACP_M_AXI_GP0
- create_bd_addr_seg -range 0x1000 -offset 0x40400000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
- create_bd_addr_seg -range 0x1000 -offset 0x40410000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dma_1/S_AXI_LITE/Reg] SEG_axi_dma_1_Reg
- # Perform GUI Layout
- regenerate_bd_layout -layout_string {
- guistr: "# # String gsaved with Nlview 6.5.5 2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.8
- # -string -flagsOSRD
- preplace port DDR -pg 1 -y 270 -defaultsOSRD
- preplace port FIXED_IO -pg 1 -y 290 -defaultsOSRD
- preplace inst axi_dma_0 -pg 1 -lvl 5 -y 350 -defaultsOSRD
- preplace inst axi_dma_1 -pg 1 -lvl 3 -y 250 -defaultsOSRD
- preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
- preplace inst xlconcat_0 -pg 1 -lvl 6 -y 390 -defaultsOSRD
- preplace inst proc_sys_reset_1 -pg 1 -lvl 1 -y 790 -defaultsOSRD
- preplace inst axi_interconnect_0 -pg 1 -lvl 6 -y 180 -defaultsOSRD
- preplace inst axi_interconnect_1 -pg 1 -lvl 2 -y 630 -defaultsOSRD
- preplace inst fifo_generator_0 -pg 1 -lvl 4 -y 270 -defaultsOSRD
- preplace inst processing_system7_0 -pg 1 -lvl 7 -y 330 -defaultsOSRD
- preplace netloc processing_system7_0_DDR 1 7 1 NJ
- preplace netloc axi_interconnect_1_M01_AXI 1 2 1 530
- preplace netloc axi_dma_1_M_AXI_MM2S 1 3 3 960 110 NJ 110 NJ
- preplace netloc axi_dma_1_M_AXIS_MM2S 1 3 1 950
- preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 -140 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 NJ 450 2390
- preplace netloc ARESETN_1 1 1 1 230
- preplace netloc fifo_generator_0_M_AXIS 1 4 1 1260
- preplace netloc processing_system7_0_FCLK_RESET1_N 1 2 6 580 340 NJ 20 NJ 20 NJ 20 NJ 20 2420
- preplace netloc proc_sys_reset_0_interconnect_aresetn 1 3 3 950 120 NJ 120 NJ
- preplace netloc axi_dma_0_s2mm_introut 1 5 1 1630
- preplace netloc xlconcat_0_dout 1 6 1 1990
- preplace netloc S00_AXI_1 1 1 7 230 330 NJ 330 NJ 10 NJ 10 NJ 10 NJ 10 2410
- preplace netloc processing_system7_0_FIXED_IO 1 7 1 NJ
- preplace netloc S00_AXI_2 1 5 1 1650
- preplace netloc axi_interconnect_0_M00_AXI 1 6 1 1990
- preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 3 970 190 NJ 190 1670
- preplace netloc Net 1 2 6 570 350 980 350 1270 240 1680 30 2000 200 2400
- preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 -130 690 210 370 540 370 NJ 370 1280 260 NJ 330 1980 220 2390
- preplace netloc axi_interconnect_1_M00_AXI 1 2 3 550 360 NJ 360 NJ
- preplace netloc M01_ARESETN_1 1 1 4 220 390 560 390 NJ 390 NJ
- preplace netloc axi_dma_1_mm2s_introut 1 3 3 930 340 NJ 250 NJ
- levelinfo -pg 1 -160 40 380 750 1120 1460 1830 2200 2440 -top 0 -bot 880
- ",
- }
- # Restore current instance
- current_bd_instance $oldCurInst
- save_bd_design
- }
- # End of create_root_design()
- ##################################################################
- # MAIN FLOW
- ##################################################################
- create_root_design ""
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement