Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- DB: debugger backends: ddb
- KDB: current backend: ddb
- Copyright (c) 1992-2011 The FreeBSD Project.
- Copyright (c) 1979, 1980, 1983, 1986, 1988, 1989, 1991, 1992, 1993, 1994
- The Regents of the University of California. All rights reserved.
- FreeBSD is a registered trademark of The FreeBSD Foundation.
- FreeBSD 10.0-CURRENT #0: Wed Feb 15 10:05:47 CET 2012
- damarion@ams-damarion-8713.cisco.com:/data/tmp/BEAGLEBONE arm
- WARNING: WITNESS option enabled, expect reduced performance.
- CPU: Cortex A8-r3 rev 2 (Cortex-A core)
- Supported features: ARM_ISA THUMB2 JAZELLE THUMBEE ARMv4 Security_Ext
- WB disabled EABT branch prediction enabled
- LoUU:2 LoC:2 LoUIS:1
- Cache level 1:
- 32KB/64B 4-way data cache WT WB Read-Alloc
- 32KB/64B 4-way instruction cache Read-Alloc
- Cache level 2:
- 256KB/64B 8-way unified cache WT WB Read-Alloc Write-Alloc
- real memory = 268435456 (256 MB)
- avail memory = 253489152 (241 MB)
- Texas Instruments AM3358 Processor, Revision ES1.0
- simplebus0: <Flattened device tree simple bus> on fdtbus0
- aintc0: <TI AINTC Interrupt Controller> mem 0xca82c000-0xca82cfff on simplebus0
- aintc0: Revision 5.0
- am335x-prcm0: <AM335x PRCM> mem 0xe4e00000-0xe4e012ff on simplebus0
- ti-timer0: <TI DMTimer> mem 0xca82d000-0xca82dfff irq 68 on simplebus0
- Timecounter "TI CPU Timecouter" frequency 24000000 Hz quality 1000
- ti-timer1: <TI DMTimer> mem 0xca82e000-0xca82efff irq 69 on simplebus0
- Event timer "TI CPU Eventtimer1" frequency 24000000 Hz quality 1000
- uart0: <16750 or compatible> mem 0xe4e09000-0xe4e09fff irq 72 on simplebus0
- uart0: console (115384,n,8,1)
- cpsw0: <3-port Switch Ethernet Subsystem> mem 0xca82f000-0xca830fff irq 40,41,42,43 on simplebus0
- cpsw0: Ethernet address: 88:fb:30:c0:e4:12
- cpsw_miibus_readreg: phy=0x0 reg=0x1 ok r=0x2020782d
- cpsw_miibus_readreg: phy=0x0 reg=0x2 ok r=0x20400007
- cpsw_miibus_readreg: phy=0x0 reg=0x3 ok r=0x2060c0f1
- miibus0: <MII bus> on cpsw0
- cpsw_miibus_readreg: phy=0x0 reg=0x1 ok r=0x2020782d
- smcphy0: <SMC LAN8710A 10/100 interface> PHY 0 on miibus0
- cpsw_miibus_writereg: phy=0x0 reg=0x0 value=0x8000 ok
- cpsw_miibus_readreg: phy=0x0 reg=0x0 ok r=0x20002100
- cpsw_miibus_writereg: phy=0x0 reg=0x0 value=0x3000 ok
- cpsw_miibus_writereg: phy=0x0 reg=0x1e value=0xffc0 ok
- cpsw_miibus_readreg: phy=0x0 reg=0x1 ok r=0x20207809
- smcphy0: 10baseT, 10baseT-FDX, 100baseTX, 100baseTX-FDX, auto
- cpsw_miibus_readreg: phy=0x0 reg=0x0 ok r=0x20003000
- miisc->mii_phy = 0 MDIOUSERPHYSEL0=0
- miisc->mii_phy = 0 MDIOUSERPHYSEL0=40
- Timecounters tick every 10.000 msec
- md0.uzip: 384 x 16384 blocks
- WARNING: WITNESS option enabled, expect reduced performance.
- Trying to mount root from ufs:/dev/md0 []...
- Mounting from ufs:/dev/md0 failed with error 22.
- Trying to mount root from ufs:md0.uzip []...
- warning: no time-of-day clock registered, system time will not be set accurately
- lock order reversal:
- 1st 0xc1dda0b0 pmap (pmap) @ /data/src/freebsd/armv6/arm/arm/pmap-v6.c:667
- 2nd 0xc0a15608 PV ENTRY (UMA zone) @ /data/src/freebsd/armv6/vm/uma_core.c:2084
- KDB: stack backtrace:
- db_read_token() at db_read_token+0x5c8
- scp=0xc0225a60 rlv=0xc1d931a0 (0xc1d931a0)
- rsp=0xc0457120 rfp=0xc9dfea3c
- Bad frame pointer: 0xc9dfea3c
Add Comment
Please, Sign In to add comment