Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- =============== SoC ==================--
- CPU: VexRiscv SMP-LINUX @ 50MHz
- BUS: WISHBONE 32-bit @ 4GiB
- CSR: 32-bit data
- ROM: 64KiB
- SRAM: 8KiB
- L2: 0KiB
- SDRAM: 524288KiB 16-bit @ 800MT/s (CL-10 CWL-6)
- --========== Initialization ============--
- Initializing SDRAM @0x40000000...
- Switching SDRAM to software control.
- Write leveling:
- tCK equivalent taps: 48
- Cmd/Clk scan (0-24)
- |000000000011111111111111| best: 9
- Setting Cmd/Clk delay to 9 taps.
- Data scan:
- m0: |00000000000000000000| delay: -
- m1: |11111111111111111111| delay: 00
- Write latency calibration:
- m0:14 m1:14
- Write DQ-DQS training:
- m0: |11111111111111111111000000000000| delays: 10+-10
- m1: |11111111111111111111000000000000| delays: 10+-10
- Read leveling:
- m0, b00: |00000000000000000000000000000000| delays: -
- m0, b01: |00000000000000000000000000000000| delays: -
- m0, b02: |00000000000000000000000000000000| delays: -
- m0, b03: |00000000000000000000000000000000| delays: -
- m0, b04: |00000000000000000000000000000000| delays: -
- m0, b05: |00000000000000000000000000000000| delays: -
- m0, b06: |00000000000000000000000000000000| delays: -
- m0, b07: |00000000000000000000000000000000| delays: -
- m0, b08: |00000000000000000000000000000000| delays: -
- m0, b09: |11111110000000000000000000000000| delays: 03+-03
- m0, b10: |00000000000000000011111111111100| delays: 24+-06
- m0, b11: |00000000000000000000000000000000| delays: -
- m0, b12: |00000000000000000000000000000000| delays: -
- m0, b13: |00000000000000000000000000000000| delays: -
- m0, b14: |00000000000000000000000000000000| delays: -
- m0, b15: |00000000000000000000000000000000| delays: -
- best: m0, b10 delays: 24+-06
- m1, b00: |00000000000000000000000000000000| delays: -
- m1, b01: |00000000000000000000000000000000| delays: -
- m1, b02: |00000000000000000000000000000000| delays: -
- m1, b03: |00000000000000000000000000000000| delays: -
- m1, b04: |00000000000000000000000000000000| delays: -
- m1, b05: |00000000000000000000000000000000| delays: -
- m1, b06: |00000000000000000000000000000000| delays: -
- m1, b07: |00000000000000000000000000000000| delays: -
- m1, b08: |00000000000000000000000000000000| delays: -
- m1, b09: |11111111100000000000000000000000| delays: 04+-04
- m1, b10: |00000000000000001111111111111111| delays: 24+-08
- m1, b11: |00000000000000000000000000000000| delays: -
- m1, b12: |00000000000000000000000000000000| delays: -
- m1, b13: |00000000000000000000000000000000| delays: -
- m1, b14: |00000000000000000000000000000000| delays: -
- m1, b15: |00000000000000000000000000000000| delays: -
- best: m1, b10 delays: 24+-08
- Switching SDRAM to hardware control.
- Memtest at 0x40000000 (2.0MiB)...
- Write: 0x40000000-0x40200000 2.0MiB
- Read: 0x40000000-0x40200000 2.0MiB
- Memtest OK
- Memspeed at 0x40000000 (Sequential, 2.0MiB)...
- Write speed: 15.8MiB/s
- Read speed: 15.5MiB/s
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement