$finish // ends the simulation
– @(posedge clock); // only for testbenches when
@(negedge clock); // used as a standalone
// statement that waits for the
// next positive or negative
// edge of “clock” in this case
– repeat (50) @(posedge clk);