interface test(
        input wire clk,
        output wire [31:0] rdata
);
endinterface

module x (
        test wb
);
        assign wb.rdata = 32'h600dbabe;
endmodule