F17 18-240 L01 Slide 19: Half Adder

module halfAdder
    (output logic sum, cOut,
     input  logic a, b);

    xor x1(sum, a, b);
    and a1(cOut, a, b);

endmodule: halfAdder