Create a new version of paste:

#define __STDC__ 1
#define __ASSEMBLER__ 1
#define __STDC_HOSTED__ 0
#define __KCONFIG_H__ 
#define CONFIG_LP_PC_KEYBOARD_LAYOUT_US 1
#define CONFIG_LP_EXPERIMENTAL 0
#define CONFIG_LP_LITTLE_ENDIAN 1
#define CONFIG_LP_ENABLE_APIC 0
#define CONFIG_LP_USB_UHCI 1
#define CONFIG_LP_PC_KEYBOARD_TRANSLATION 1
#define CONFIG_LP_LZ4 1
#define CONFIG_LP_USB_EHCI 1
#define CONFIG_LP_ARCH_X86_32 1
#define CONFIG_LP_MOUSE_CURSOR 1
#define CONFIG_LP_USB 1
#define CONFIG_LP_RTC_PORT_EXTENDED_VIA 0
#define CONFIG_LP_SERIAL_CONSOLE 1
#define CONFIG_LP_VGA_VIDEO_CONSOLE 1
#define CONFIG_LP_BIG_ENDIAN 0
#define CONFIG_LP_USB_EHCI_HOSTPC_ROOT_HUB_TT 0
#define CONFIG_LP_QCS405_SERIAL_CONSOLE 0
#define CONFIG_LP_IGNORE_UNKNOWN_INTERRUPTS 0
#define CONFIG_LP_IO_ADDRESS_SPACE 1
#define CONFIG_LP_COMPILER_LLVM_CLANG 0
#define CONFIG_LP_NVRAM 1
#define CONFIG_LP_VBOOT_CBFS_INTEGRATION 0
#define CONFIG_LP_S5P_SERIAL_CONSOLE 0
#define CONFIG_LP_LTO 0
#define CONFIG_LP_VBOOT_X86_RSA_ACCELERATION 0
#define CONFIG_LP_LIBC 1
#define CONFIG_LP_ARCH_MOCK 0
#define CONFIG_LP_ARCH_X86 1
#define CONFIG_LP_STORAGE_NVME 1
#define CONFIG_LP_PC_KEYBOARD 1
#define CONFIG_LP_PCI_IO_OPS 1
#define CONFIG_LP_PDCURSES 0
#define CONFIG_LP_DEVELOPER 0
#define CONFIG_LP_USB_GEN_HUB 1
#define CONFIG_LP_GEODELX_VIDEO_CONSOLE 0
#define CONFIG_LP_CBFS 1
#define CONFIG_LP_COMPILER_GCC 1
#define CONFIG_LP_USB_PCI 1
#define CONFIG_LP_HEAP_SIZE 131072
#define CONFIG_LP_DIE_ON_UNKNOWN_INTERRUPT 1
#define CONFIG_LP_PCIE_MEDIATEK 0
#define CONFIG_LP_STACK_SIZE 16384
#define CONFIG_LP_VBOOT_X86_SHA_EXT 0
#define CONFIG_LP_COREBOOT_VIDEO_CENTERED 0
#define CONFIG_LP_TIMER_RDTSC 1
#define CONFIG_LP_IPQ806X_SERIAL_CONSOLE 0
#define CONFIG_LP_8250_SERIAL_CONSOLE 1
#define CONFIG_LP_TIMER_GENERIC_HIGH_REG 0x0
#define CONFIG_LP_DMA_LIM_EXCL 0x0
#define CONFIG_LP_SPEAKER 1
#define CONFIG_LP_USB_HID 1
#define CONFIG_LP_LOG_UNKNOWN_INTERRUPTS 0
#define CONFIG_LP_VIDEO_CONSOLE 1
#define CONFIG_LP_UDC_CI 0
#define CONFIG_LP_IPQ40XX_SERIAL_CONSOLE 0
#define CONFIG_LP_QUALCOMM_QUPV3_SERIAL_CONSOLE 0
#define CONFIG_LP_PL011_SERIAL_CONSOLE 0
#define CONFIG_LP_GPL 0
#define CONFIG_LP_USB_XHCI_MTK_QUIRK 0
#define CONFIG_LP_TIMER_MCT 0
#define CONFIG_LP_PC_KEYBOARD_LAYOUT_DE 0
#define CONFIG_LP_MEMMAP_RAM_ONLY 0
#define CONFIG_LP_SERIAL_SET_SPEED 0
#define CONFIG_LP_TIMER_IPQ806X 0
#define CONFIG_LP_VBOOT_SHA_ARMV8_CE 0
#define CONFIG_LP_PCI 1
#define CONFIG_LP_COREBOOT_VIDEO_CONSOLE 1
#define CONFIG_LP_CBMEM_CONSOLE 1
#define CONFIG_LP_TIMER_GENERIC_REG 0x0
#define CONFIG_LP_TIMER_RK3399 0
#define CONFIG_LP_DEBUG_CBFS 0
#define CONFIG_LP_BASE_ADDRESS 0x00100000
#define CONFIG_LP_VBOOT_LIB 0
#define CONFIG_LP_TIMER_IPQ40XX 0
#define CONFIG_LP_REMOTEGDB 0
#define CONFIG_LP_TINYCURSES 1
#define CONFIG_LP_USB_DWC2 0
#define CONFIG_LP_SKIP_CONSOLE_INIT 0
#define CONFIG_LP_SERIAL_ACS_FALLBACK 0
#define CONFIG_LP_TIMER_ARM64_ARCH 0
#define CONFIG_LP_FONT_SCALE_FACTOR 0
#define CONFIG_LP_USB_HUB 1
#define CONFIG_LP_STORAGE_AHCI_ONLY_TESTED 0
#define CONFIG_LP_USB_XHCI 1
#define CONFIG_LP_CHROMEOS 0
#define CONFIG_LP_ARM64_A53_ERRATUM_843419 0
#define CONFIG_LP_ARCH_MOCK_BIG_ENDIAN 0
#define CONFIG_LP_USB_MSC 1
#define CONFIG_LP_CBGFX_FAST_RESAMPLE 0
#define CONFIG_LP_STORAGE_ATAPI 1
#define CONFIG_LP_DEBUG_MALLOC 0
#define CONFIG_LP_ARCH_ARM 0
#define CONFIG_LP_CURSES 1
#define CONFIG_LP_TIMER_MTK_V2 0
#define CONFIG_LP_VBOOT_TPM2_MODE 0
#define CONFIG_LP_MULTIBOOT 0
#define CONFIG_LP_SERIAL_IOBASE 0x3f8
#define CONFIG_LP_TIMER_MTK 0
#define CONFIG_LP_STORAGE_64BIT_LBA 1
#define CONFIG_LP_STORAGE 1
#define CONFIG_LP_VBOOT_ARM64_RSA_ACCELERATION 0
#define CONFIG_LP_PC_MOUSE 1
#define CONFIG_LP_USB_OHCI 1
#define CONFIG_LP_TIMER_RK3288 0
#define CONFIG_LP_SERIAL_BAUD_RATE 0
#define CONFIG_LP_PC_I8042 1
#define CONFIG_LP_ENABLE_CBFS_FALLBACK 0
#define CONFIG_LP_ARCH_ARM64 0
#define CONFIG_LP_LZMA 1
#define CONFIG_LP_TIMER_NONE 0
#define CONFIG_LP_TIMER_GENERIC_HZ 0
#define CONFIG_LP_STORAGE_AHCI 1
#define CONFIG_LP_ARCH_X86_64 0
#define CONFIG_LP_CBFS_VERIFICATION 0
#define CONFIG_LP_UDC_DWC2 0
#define CONFIG_LP_PCIE_QCOM 0
#define CONFIG_LP_TIMER_TEGRA_1US 0
#define CONFIG_LP_STORAGE_ATA 1
#define CONFIG_LP_UDC 0
#define __ARG_PLACEHOLDER_1 0,
#define config_enabled(cfg) _config_enabled(cfg)
#define _config_enabled(value) __config_enabled(__ARG_PLACEHOLDER_ ##value)
#define __config_enabled(arg1_or_junk) ___config_enabled(arg1_or_junk 1, 0, 0)
#define ___config_enabled(__ignored,val,...) val
#define IS_ENABLED(option) config_enabled(option)
#define CONFIG(option) config_enabled(CONFIG_ ##option)
#define _COMMONLIB_BSD_COMPILER_H_ 
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __always_unused __attribute__((__unused__))
#define __maybe_unused __attribute__((__unused__))
#define __must_check __attribute__((__warn_unused_result__))
#define __weak __attribute__((__weak__))
#define __noreturn __attribute__((__noreturn__))
#define __section(section) __attribute__((__section__(section)))
#define __always_inline inline __attribute__((__always_inline__))
#define __fallthrough __attribute__((__fallthrough__))
#define __printf(a,b) __attribute__((format(printf, a, b)))
#define __TYPEOF_UNLESS_CONST(expr,fallback_expr) __typeof__( __builtin_choose_expr(__builtin_constant_p(expr), fallback_expr, expr))
#define __TMPNAME_3(i) __tmpname_ ##i
#define __TMPNAME_2(i) __TMPNAME_3(i)
#define __TMPNAME __TMPNAME_2(__COUNTER__)
OUTPUT_FORMAT(elf32-i386)
OUTPUT_ARCH(i386)
ENTRY(_entry)
SECTIONS
{
 . = 0x00100000;
 . = ALIGN(16);
 _start = .;
 .text : {
  _text = .;
  *(.text._entry)
  *(.text)
  *(.text.*)
  _etext = .;
 }
 .rodata : {
  _rodata = .;
  *(.rodata)
  *(.rodata.*)
  _erodata = .;
 }
 .data : {
  _data = .;
  *(.data)
  *(.data.*)
  _edata = .;
 }
 .bss : {
  _bss = .;
  *(.sbss)
  *(.sbss.*)
  *(.bss)
  *(.bss.*)
  *(COMMON)
  _ebss = .;
  . = ALIGN(16);
  _heap = .;
  . += 131072;
  . = ALIGN(16);
  _eheap = .;
  _stack = .;
  . += 16384;
  . = ALIGN(16);
  _estack = .;
 }
 _end = .;
 /DISCARD/ : {
  *(.comment)
  *(.note*)
 }
}