Harvard architecture
2x Read/Write ports to memories per core
FUs in core (ALU, etc.)
1x Shared Load Balancing Task Manager (TM) per package
2x Instruction buffers A/B per core
Buffer A has write port to MCU
TM has write port to buffer B