Pastebin
API
tools
faq
paste
Login
Sign up
SHARE
TWEET
MUX_ALU.v
kekellner
Nov 16th, 2024
678
0
Never
Add comment
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!
SystemVerilog
0.14 KB
| None
|
0
0
raw
download
clone
embed
print
report
module
MUX_ALU
(
input
[
7
:
0
]
_0
,
input
[
7
:
0
]
_1
,
input
S
,
output
[
7
:
0
]
Y
)
;
assign
Y
=
S
?
_1
:
_0
;
endmodule
Advertisement
Add Comment
Please,
Sign In
to add comment
Public Pastes
Hour Glass drawing
Java | 10 min ago | 0.46 KB
WAN 2.2 I2I
JSON | 1 hour ago | 21.97 KB
Pick Up Item
C# | 2 hours ago | 3.33 KB
Untitled
Python | 3 hours ago | 5.21 KB
LALOL-Hub-Backdoor
Lua | 4 hours ago | 0.63 KB
FE staff
Lua | 5 hours ago | 17.15 KB
Lua obfuscator test
Lua | 5 hours ago | 4.30 KB
Import Tracing Scratch
Python | 5 hours ago | 3.45 KB
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the
Cookies Policy
.
OK, I Understand
Not a member of Pastebin yet?
Sign Up
, it unlocks many cool features!