Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- [10:36:30] INFO: Disconnected control port
- [10:39:49] DEBUG: Estimated reference clock 30.6589 MHz
- [10:39:49] INFO: Reference clock 30.72 MHz
- [10:39:49] INFO: Connected Control port: LimeSDR-USB FW:4 HW:4 Protocol:1 GW:2.22 Ref Clk: 30.72 MHz
- [10:40:02] DEBUG: INT 132, FRAC 753664, DIV_LOCH 0, EN_DIV2_DIVPROG 0
- [10:40:02] DEBUG: VCO 4200.00 MHz, RefClk 30.72 MHz
- [10:40:02] DEBUG: ICT_VCO: 255
- [10:40:02] DEBUG: csw=64 cmphl=0
- [10:40:02] DEBUG: csw=96 cmphl=0
- [10:40:02] DEBUG: csw=112 cmphl=3
- [10:40:02] DEBUG: csw=104 cmphl=2
- [10:40:02] DEBUG: csw=108 cmphl=3
- [10:40:02] DEBUG: csw=106 cmphl=2
- [10:40:02] DEBUG: csw=107 cmphl=2
- [10:40:02] DEBUG: CSW: lowest=104, highest=107, selected=105
- [10:40:02] DEBUG: csw=192 cmphl=3
- [10:40:02] DEBUG: csw=160 cmphl=3
- [10:40:02] DEBUG: csw=144 cmphl=3
- [10:40:02] DEBUG: csw=136 cmphl=3
- [10:40:02] DEBUG: csw=132 cmphl=3
- [10:40:02] DEBUG: csw=130 cmphl=3
- [10:40:02] DEBUG: csw=129 cmphl=3
- [10:40:02] DEBUG: Failed to lock
- [10:40:02] DEBUG: cmphl=2
- [10:40:02] DEBUG: VCOL : csw=105 tune ok
- [10:40:02] DEBUG: ICT_VCO: 255
- [10:40:02] DEBUG: TuneVCO(SXT) - VCO too high
- [10:40:02] DEBUG: VCOM : csw=0 tune fail
- [10:40:02] DEBUG: ICT_VCO: 255
- [10:40:02] DEBUG: TuneVCO(SXT) - VCO too high
- [10:40:02] DEBUG: VCOH : csw=0 tune fail
- [10:40:02] DEBUG: Selected: VCOL
- [10:40:02] DEBUG: csw 186; interval [183, 189]
- [10:40:02] DEBUG: M=252, N=6, Fvco=1290.240 MHz
- [10:40:02] DEBUG: M=252, N=12, Fvco=1290.240 MHz
- [10:41:04] DEBUG: INT 132, FRAC 753664, DIV_LOCH 0, EN_DIV2_DIVPROG 0
- [10:41:04] DEBUG: VCO 4200.00 MHz, RefClk 30.72 MHz
- [10:41:04] DEBUG: ICT_VCO: 255
- [10:41:04] DEBUG: csw=64 cmphl=0
- [10:41:04] DEBUG: csw=96 cmphl=0
- [10:41:04] DEBUG: csw=112 cmphl=3
- [10:41:04] DEBUG: csw=104 cmphl=2
- [10:41:04] DEBUG: csw=108 cmphl=2
- [10:41:04] DEBUG: csw=110 cmphl=3
- [10:41:04] DEBUG: csw=109 cmphl=3
- [10:41:04] DEBUG: Failed to lock
- [10:41:04] DEBUG: csw=192 cmphl=3
- [10:41:04] DEBUG: csw=160 cmphl=3
- [10:41:04] DEBUG: csw=144 cmphl=3
- [10:41:04] DEBUG: csw=136 cmphl=3
- [10:41:04] DEBUG: csw=132 cmphl=3
- [10:41:04] DEBUG: csw=130 cmphl=3
- [10:41:04] DEBUG: csw=129 cmphl=3
- [10:41:04] DEBUG: Failed to lock
- [10:41:04] DEBUG: cmphl=2
- [10:41:04] DEBUG: VCOL : csw=106 tune ok
- [10:41:04] DEBUG: ICT_VCO: 255
- [10:41:04] DEBUG: TuneVCO(SXT) - VCO too high
- [10:41:04] DEBUG: VCOM : csw=0 tune fail
- [10:41:04] DEBUG: ICT_VCO: 255
- [10:41:04] DEBUG: TuneVCO(SXT) - VCO too high
- [10:41:04] DEBUG: VCOH : csw=0 tune fail
- [10:41:04] DEBUG: Selected: VCOL
- [10:41:04] INFO: SXT frequency set to 2100.000000 MHz
- [10:41:08] DEBUG: ICT_VCO: 255
- [10:41:09] DEBUG: csw=64 cmphl=0
- [10:41:09] DEBUG: csw=96 cmphl=0
- [10:41:09] DEBUG: csw=112 cmphl=3
- [10:41:09] DEBUG: csw=104 cmphl=2
- [10:41:09] DEBUG: csw=108 cmphl=2
- [10:41:09] DEBUG: csw=110 cmphl=3
- [10:41:09] DEBUG: csw=109 cmphl=3
- [10:41:09] DEBUG: Failed to lock
- [10:41:09] DEBUG: csw=192 cmphl=3
- [10:41:09] DEBUG: csw=160 cmphl=3
- [10:41:09] DEBUG: csw=144 cmphl=3
- [10:41:09] DEBUG: csw=136 cmphl=3
- [10:41:09] DEBUG: csw=132 cmphl=3
- [10:41:09] DEBUG: csw=130 cmphl=3
- [10:41:09] DEBUG: csw=129 cmphl=3
- [10:41:09] DEBUG: Failed to lock
- [10:41:09] DEBUG: cmphl=2
- [10:41:57] DEBUG: INT 63, FRAC 0, DIV_OUTCH_CGEN 3
- [10:41:57] DEBUG: VCO 1966.08 MHz, RefClk 30.72 MHz
- [10:41:57] DEBUG: csw 61; interval [58, 65]
- [10:41:57] DEBUG: M=252, N=6, Fvco=1290.240 MHz
- [10:41:57] DEBUG: M=252, N=12, Fvco=1290.240 MHz
- [10:41:57] INFO: CGEN frequency set to 245.760000 MHz
- [10:42:02] DEBUG: csw 60; interval [58, 63]
- [10:42:02] DEBUG: M=252, N=6, Fvco=1290.240 MHz
- [10:42:02] DEBUG: M=252, N=12, Fvco=1290.240 MHz
- [10:52:50] DEBUG: Vtemp 0x00A9, Vptat 0x00A3, Vdiff = -10.51, temp= 34.486
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement