API tools faq
paste
Guest User

NVIDIA Jetson UART logs burnt component

a guest
Jun 19th, 2025
34
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 20.24 KB | Software | 0 0
raw download clone embed print report
  1. [0000.062] I> MB1 (version: 1.4.0.2-t234-54845784-08a4de08)
  2. [0000.068] I> t234-A01-1-Silicon (0x12347) Prod
  3. [0000.072] I> Boot-mode : Coldboot
  4. [0000.075] I> Entry timestamp: 0x00000000
  5. [0000.079] I> last_boot_error: 0x0
  6. [0000.082] I> BR-BCT: preprod_dev_sign: 0
  7. [0000.086] I> rst_source: 0x0, rst_level: 0x0
  8. [0000.090] I> Task: SE error check
  9. [0000.093] I> Task: Bootchain select WAR set
  10. [0000.097] I> Task: Enable SLCG
  11. [0000.100] I> Task: CRC check
  12. [0000.103] I> Task: Initialize MB2 params
  13. [0000.107] I> MB2-params @ 0x40060000
  14. [0000.110] I> Task: Crypto init
  15. [0000.113] I> Task: Perform MB1 KAT tests
  16. [0000.117] I> Task: NVRNG health check
  17. [0000.121] I> NVRNG: Health check success
  18. [0000.124] I> Task: MSS Bandwidth limiter settings for iGPU clients
  19. [0000.130] I> Task: Enabling and initialization of Bandwidth limiter
  20. [0000.137] I> No request to configure MBWT settings for any PC!
  21. [0000.142] I> Task: Secure debug controls
  22. [0000.146] I> Task: strap war set
  23. [0000.149] I> Task: Initialize SOC Therm
  24. [0000.153] I> Task: Program NV master stream id
  25. [0000.157] I> Task: Verify boot mode
  26. [0000.163] I> Task: Alias fuses
  27. [0000.166] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
  28. [0000.173] I> Task: Print SKU type
  29. [0000.176] I> FUSE_OPT_CCPLEX_CLUSTER_DISABLE = 0x000001c8
  30. [0000.182] I> FUSE_OPT_GPC_DISABLE = 0x00000002
  31. [0000.186] I> FUSE_OPT_TPC_DISABLE = 0x000000f0
  32. [0000.190] I> FUSE_OPT_DLA_DISABLE = 0x00000003
  33. [0000.194] I> FUSE_OPT_PVA_DISABLE = 0x00000001
  34. [0000.199] I> FUSE_OPT_NVENC_DISABLE = 0x00000001
  35. [0000.203] I> FUSE_OPT_NVDEC_DISABLE = 0x00000000
  36. [0000.208] I> FUSE_OPT_FSI_DISABLE = 0x00000001
  37. [0000.212] I> FUSE_OPT_EMC_DISABLE = 0x0000000c
  38. [0000.216] I> FUSE_BOOTROM_PATCH_VERSION = 0x7
  39. [0000.220] I> FUSE_PSCROM_PATCH_VERSION = 0x7
  40. [0000.224] I> FUSE_OPT_ADC_CAL_FUSE_REV = 0x2
  41. [0000.229] I> FUSE_SKU_INFO_0 = 0xd5
  42. [0000.232] I> FUSE_OPT_SAMPLE_TYPE_0 = 0x3 PS
  43. [0000.236] I> FUSE_PACKAGE_INFO_0 = 0x2
  44. [0000.240] I> SKU: Prod
  45. [0000.242] I> Task: Boost clocks
  46. [0000.245] I> Initializing NAFLL for BPMP_CPU_NIC.
  47. [0000.250] I> BPMP NAFLL: fll_lock = 1, dvco_min_reached = 0
  48. [0000.255] I> BPMP NAFLL lock success.
  49. [0000.259] I> BPMP_CPU_NIC : src = 42, divisor = 0
  50. [0000.263] I> Initializing PLLC2 for AXI_CBB.
  51. [0000.268] I> AXI_CBB : src = 35, divisor = 0
  52. [0000.272] I> Task: Voltage monitor
  53. [0000.275] I> VMON: Vmon re-calibration and fine tuning done
  54. [0000.280] I> Task: UPHY init
  55. [0000.285] I> HSIO UPHY init done
  56. [0000.288] W> Skipping GBE UPHY config
  57. [0000.292] I> Task: Boot device init
  58. [0000.295] I> Boot_device: QSPI_FLASH instance: 0
  59. [0000.300] I> Qspi clock source : pllc_out0
  60. [0000.304] I> QSPI Flash: Macronix 64MB
  61. [0000.308] I> QSPI-0l initialized successfully
  62. [0000.312] I> Task: TSC init
  63. [0000.315] I> Task: Load membct
  64. [0000.318] I> RAM_CODE 0x4000421
  65. [0000.321] I> Loading MEMBCT
  66. [0000.323] I> Slot: 0
  67. [0000.325] I> Binary[0] block-3840 (partition size: 0x40000)
  68. [0000.331] I> Binary name: MEM-BCT-0
  69. [0000.334] I> Size of crypto header is 8192
  70. [0000.338] I> Size of crypto header is 8192
  71. [0000.342] I> strt_pg_num(3840) num_of_pgs(16) read_buf(0x40050000)
  72. [0000.348] I> BCH of MEM-BCT-0 read from storage
  73. [0000.353] I> BCH address is : 0x40050000
  74. [0000.356] I> MEM-BCT-0 header integrity check is success
  75. [0000.362] I> Binary magic in BCH component 0 is MEM0
  76. [0000.366] I> component binary type is 0
  77. [0000.370] I> strt_pg_num(3856) num_of_pgs(115) read_buf(0x40040000)
  78. [0000.377] I> MEM-BCT-0 binary is read from storage
  79. [0000.382] I> MEM-BCT-0 binary integrity check is success
  80. [0000.387] I> Binary MEM-BCT-0 loaded successfully at 0x40040000 (0xe580)
  81. [0000.393] I> RAM_CODE 0x4000421
  82. [0000.399] I> RAM_CODE 0x4000421
  83. [0000.403] I> Task: Load Page retirement list
  84. [0000.407] I> Task: SDRAM params override
  85. [0000.411] I> Task: Save mem-bct info
  86. [0000.414] I> Task: Carveout allocate
  87. [0000.418] I> RCM blob carveout will not be allocated
  88. [0000.422] I> Update CCPLEX IST carveout from MB1-BCT
  89. [0000.427] I> ECC region[0]: Start:0x0, End:0x0
  90. [0000.431] I> ECC region[1]: Start:0x0, End:0x0
  91. [0000.436] I> ECC region[2]: Start:0x0, End:0x0
  92. [0000.440] I> ECC region[3]: Start:0x0, End:0x0
  93. [0000.444] I> ECC region[4]: Start:0x0, End:0x0
  94. [0000.449] I> Non-ECC region[0]: Start:0x80000000, End:0x280000000
  95. [0000.455] I> Non-ECC region[1]: Start:0x0, End:0x0
  96. [0000.459] I> Non-ECC region[2]: Start:0x0, End:0x0
  97. [0000.464] I> Non-ECC region[3]: Start:0x0, End:0x0
  98. [0000.468] I> Non-ECC region[4]: Start:0x0, End:0x0
  99. [0000.479] I> allocated(CO:43) base:0xbe000000 size:0x4000000 align: 0x200000
  100. [0000.486] I> allocated(CO:39) base:0x27de00000 size:0x2200000 align: 0x10000
  101. [0000.493] I> allocated(CO:20) base:0x27a000000 size:0x2000000 align: 0x2000000
  102. [0000.500] I> allocated(CO:24) base:0x278000000 size:0x2000000 align: 0x2000000
  103. [0000.507] I> allocated(CO:28) base:0x276000000 size:0x2000000 align: 0x2000000
  104. [0000.514] I> allocated(CO:22) base:0x27c000000 size:0x1000000 align: 0x1000000
  105. [0000.521] I> allocated(CO:35) base:0x275000000 size:0x1000000 align: 0x100000
  106. [0000.528] I> allocated(CO:02) base:0x27d000000 size:0x800000 align: 0x800000
  107. [0000.535] I> allocated(CO:03) base:0x274800000 size:0x800000 align: 0x800000
  108. [0000.542] I> allocated(CO:06) base:0x274000000 size:0x800000 align: 0x800000
  109. [0000.549] I> allocated(CO:56) base:0x273800000 size:0x800000 align: 0x200000
  110. [0000.556] I> allocated(CO:07) base:0x27d800000 size:0x400000 align: 0x400000
  111. [0000.563] I> allocated(CO:33) base:0x273400000 size:0x400000 align: 0x200000
  112. [0000.570] I> allocated(CO:19) base:0x273180000 size:0x280000 align: 0x10000
  113. [0000.577] I> allocated(CO:23) base:0x27dc00000 size:0x200000 align: 0x200000
  114. [0000.584] I> allocated(CO:01) base:0x273000000 size:0x100000 align: 0x100000
  115. [0000.591] I> allocated(CO:05) base:0x272f00000 size:0x100000 align: 0x100000
  116. [0000.598] I> allocated(CO:08) base:0x272e00000 size:0x100000 align: 0x100000
  117. [0000.605] I> allocated(CO:09) base:0x272d00000 size:0x100000 align: 0x100000
  118. [0000.612] I> allocated(CO:12) base:0x272c00000 size:0x100000 align: 0x100000
  119. [0000.619] I> allocated(CO:15) base:0x272b00000 size:0x100000 align: 0x100000
  120. [0000.626] I> allocated(CO:17) base:0x272a00000 size:0x100000 align: 0x100000
  121. [0000.633] I> allocated(CO:27) base:0x272900000 size:0x100000 align: 0x100000
  122. [0000.639] I> allocated(CO:42) base:0x272800000 size:0x100000 align: 0x100000
  123. [0000.646] I> allocated(CO:54) base:0x273100000 size:0x80000 align: 0x80000
  124. [0000.653] I> allocated(CO:34) base:0x2727f0000 size:0x10000 align: 0x10000
  125. [0000.660] I> allocated(CO:72) base:0x2725f0000 size:0x200000 align: 0x10000
  126. [0000.667] I> allocated(CO:47) base:0x272000000 size:0x400000 align: 0x200000
  127. [0000.674] I> allocated(CO:50) base:0x271e00000 size:0x200000 align: 0x100000
  128. [0000.681] I> allocated(CO:48) base:0x2725d0000 size:0x20000 align: 0x10000
  129. [0000.687] I> allocated(CO:69) base:0x2725b0000 size:0x20000 align: 0x10000
  130. [0000.694] I> allocated(CO:49) base:0x2725a0000 size:0x10000 align: 0x10000
  131. [0000.701] I> NSDRAM base: 0x80000000, end: 0x2725f0000, size: 0x1f25f0000
  132. [0000.708] I> Task: Thermal check
  133. [0000.711] I> Using min_chip_limit as min_tmon_limit
  134. [0000.715] I> Using max_chip_limit as max_tmon_limit
  135. [0000.720] I> BCT max_tmon_limit = 105
  136. [0000.724] I> BCT min_tmon_limit = -28
  137. [0000.727] I> BCT max_tmon_limit = 105
  138. [0000.731] I> BCT min_tmon_limit = -28
  139. [0000.734] I> SKU specific max_chip_limit = 105
  140. [0000.738] I> SKU specific min_chip_limit = -28
  141. [0000.743] I> BCT max_chip_limit = 105
  142. [0000.746] I> BCT min_chip_limit = -28
  143. [0000.750] I> enable_soctherm_polling = 0
  144. [0000.753] I> max temp read = 30
  145. [0000.756] I> min temp read = 29
  146. [0000.759] I> Enabling thermtrip
  147. [0000.762] I> Task: Update FSI SCR with thermal fuse data
  148. [0000.767] I> Task: Enable WDT 5th expiry
  149. [0000.771] I> Task: I2C register
  150. [0000.774] I> Task: Set I2C bus freq
  151. [0000.778] I> Task: Reset FSI
  152. [0000.780] I> Task: Pinmux init
  153. [0000.783] I> skipped mmio_addr = 0x9240008
  154. [0000.787] I> skipped mmio_addr = 0x9240000
  155. [0000.791] I> skipped mmio_addr = 0x9240010
  156. [0000.795] I> skipped mmio_addr = 0x9240018
  157. [0000.799] I> skipped mmio_addr = 0x9240020
  158. [0000.803] I> skipped mmio_addr = 0x9240030
  159. [0000.807] I> skipped mmio_addr = 0x9240028
  160. [0000.811] I> skipped mmio_addr = 0x9240038
  161. [0000.815] I> skipped mmio_addr = 0x9240040
  162. [0000.819] I> skipped mmio_addr = 0x9240048
  163. [0000.823] I> skipped mmio_addr = 0x9241000
  164. [0000.827] I> skipped mmio_addr = 0x9241008
  165. [0000.831] I> skipped mmio_addr = 0x9241010
  166. [0000.835] I> skipped mmio_addr = 0x9241018
  167. [0000.839] I> skipped mmio_addr = 0x9241020
  168. [0000.843] I> skipped mmio_addr = 0x9241028
  169. [0000.847] I> skipped mmio_addr = 0x9241030
  170. [0000.850] I> skipped mmio_addr = 0x9241038
  171. [0000.854] I> skipped mmio_addr = 0x9241040
  172. [0000.858] I> skipped mmio_addr = 0x9242000
  173. [0000.862] I> skipped mmio_addr = 0x9242008
  174. [0000.866] I> Task: Prod config init
  175. [0000.870] I> Task: Pad voltage init
  176. [0000.873] I> Task: Prod init
  177. [0000.876] I> Task: Program rst req config reg
  178. [0000.880] I> Task: Common rail init
  179. [0000.883] I> DONE: Thermal config
  180. [0000.887] W> DEVICE_PROD: module = 13, instance = 4 not found in device prod.
  181. [0000.895] I> DONE: SOC rail config
  182. [0000.899] W> PMIC_CONFIG: Rail: MEMIO rail config not found in MB1 BCT.
  183. [0000.905] I> DONE: MEMIO rail config
  184. [0000.909] W> PMIC_CONFIG: Rail: GPU rail info not found in MB1 BCT.
  185. [0000.915] I> DONE: GPU rail info
  186. [0000.919] W> PMIC_CONFIG: Rail: CV rail info not found in MB1 BCT.
  187. [0000.925] I> DONE: CV rail info
  188. [0000.928] I> Task: Mem clock src
  189. [0000.931] I> Task: Misc. board config
  190. [0000.935] I> PMIC_CONFIG: Platform config not found in MB1 BCT.
  191. [0000.941] I> Task: SDRAM init
  192. [0000.944] I> MemoryType: 4 MemBctRevision: 1
  193. [0000.951] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
  194. [0000.958] I> MSS CAR: Init PLLM
  195. [0000.961] I> MSS CAR: Init PLLHUB
  196. [0000.966] I> Encryption: MTS: en, TX: en, VPR: en, GSC: en
  197. [0001.020] E> MSS: Failed to initialize SDRAM.
  198. [0001.024] C> Task 0x2f failed (err: 0x48480112)
  199. [0001.028] E> Top caller module: MSS, error module: MSS, reason: 0x12, aux_info: 0x01
  200. [0001.036] C> Boot Info Table status dump :
  201. 01111111001110001111111111111111111111111111101
  202. ��
  203. [0000.062] I> MB1 (version: 1.4.0.2-t234-54845784-08a4de08)
  204. [0000.067] I> t234-A01-1-Silicon (0x12347) Prod
  205. [0000.071] I> Boot-mode : Coldboot
  206. [0000.075] I> Entry timestamp: 0x00000000
  207. [0000.078] I> last_boot_error: 0x48480112
  208. [0000.082] I> BR-BCT: preprod_dev_sign: 0
  209. [0000.086] I> rst_source: 0x17, rst_level: 0x1
  210. [0000.090] I> Task: SE error check
  211. [0000.093] I> Task: Bootchain select WAR set
  212. [0000.097] I> Task: Enable SLCG
  213. [0000.100] I> Task: CRC check
  214. [0000.103] I> Task: Initialize MB2 params
  215. [0000.107] I> MB2-params @ 0x40060000
  216. [0000.111] I> Task: Crypto init
  217. [0000.114] I> Task: Perform MB1 KAT tests
  218. [0000.118] I> Task: NVRNG health check
  219. [0000.121] I> NVRNG: Health check success
  220. [0000.125] I> Task: MSS Bandwidth limiter settings for iGPU clients
  221. [0000.131] I> Task: Enabling and initialization of Bandwidth limiter
  222. [0000.137] I> No request to configure MBWT settings for any PC!
  223. [0000.143] I> Task: Secure debug controls
  224. [0000.146] I> Task: strap war set
  225. [0000.150] I> Task: Initialize SOC Therm
  226. [0000.153] I> Task: Program NV master stream id
  227. [0000.158] I> Task: Verify boot mode
  228. [0000.163] I> Task: Alias fuses
  229. [0000.167] W> FUSE_ALIAS: Fuse alias on production fused part is not supported.
  230. [0000.174] I> Task: Print SKU type
  231. [0000.177] I> FUSE_OPT_CCPLEX_CLUSTER_DISABLE = 0x000001c8
  232. [0000.182] I> FUSE_OPT_GPC_DISABLE = 0x00000002
  233. [0000.187] I> FUSE_OPT_TPC_DISABLE = 0x000000f0
  234. [0000.191] I> FUSE_OPT_DLA_DISABLE = 0x00000003
  235. [0000.195] I> FUSE_OPT_PVA_DISABLE = 0x00000001
  236. [0000.199] I> FUSE_OPT_NVENC_DISABLE = 0x00000001
  237. [0000.204] I> FUSE_OPT_NVDEC_DISABLE = 0x00000000
  238. [0000.208] I> FUSE_OPT_FSI_DISABLE = 0x00000001
  239. [0000.213] I> FUSE_OPT_EMC_DISABLE = 0x0000000c
  240. [0000.217] I> FUSE_BOOTROM_PATCH_VERSION = 0x7
  241. [0000.221] I> FUSE_PSCROM_PATCH_VERSION = 0x7
  242. [0000.225] I> FUSE_OPT_ADC_CAL_FUSE_REV = 0x2
  243. [0000.229] I> FUSE_SKU_INFO_0 = 0xd5
  244. [0000.232] I> FUSE_OPT_SAMPLE_TYPE_0 = 0x3 PS
  245. [0000.237] I> FUSE_PACKAGE_INFO_0 = 0x2
  246. [0000.240] I> SKU: Prod
  247. [0000.242] I> Task: Boost clocks
  248. [0000.245] I> Initializing NAFLL for BPMP_CPU_NIC.
  249. [0000.251] I> BPMP NAFLL: fll_lock = 1, dvco_min_reached = 0
  250. [0000.256] I> BPMP NAFLL lock success.
  251. [0000.259] I> BPMP_CPU_NIC : src = 42, divisor = 0
  252. [0000.264] I> Initializing PLLC2 for AXI_CBB.
  253. [0000.268] I> AXI_CBB : src = 35, divisor = 0
  254. [0000.272] I> Task: Voltage monitor
  255. [0000.276] I> VMON: Vmon re-calibration and fine tuning done
  256. [0000.281] I> Task: UPHY init
  257. [0000.286] I> HSIO UPHY init done
  258. [0000.289] W> Skipping GBE UPHY config
  259. [0000.292] I> Task: Boot device init
  260. [0000.296] I> Boot_device: QSPI_FLASH instance: 0
  261. [0000.300] I> Qspi clock source : pllc_out0
  262. [0000.305] I> QSPI Flash: Macronix 64MB
  263. [0000.308] I> QSPI-0l initialized successfully
  264. [0000.312] I> Task: TSC init
  265. [0000.315] I> Task: Load membct
  266. [0000.318] I> RAM_CODE 0x4000421
  267. [0000.321] I> Loading MEMBCT
  268. [0000.324] I> Slot: 1
  269. [0000.326] I> Binary[0] block-66816 (partition size: 0x40000)
  270. [0000.331] I> Binary name: MEM-BCT-0
  271. [0000.335] I> Size of crypto header is 8192
  272. [0000.339] I> Size of crypto header is 8192
  273. [0000.343] I> strt_pg_num(66816) num_of_pgs(16) read_buf(0x40050000)
  274. [0000.349] I> BCH of MEM-BCT-0 read from storage
  275. [0000.353] I> BCH address is : 0x40050000
  276. [0000.357] I> MEM-BCT-0 header integrity check is success
  277. [0000.362] I> Binary magic in BCH component 0 is MEM0
  278. [0000.367] I> component binary type is 0
  279. [0000.371] I> strt_pg_num(66832) num_of_pgs(115) read_buf(0x40040000)
  280. [0000.378] I> MEM-BCT-0 binary is read from storage
  281. [0000.383] I> MEM-BCT-0 binary integrity check is success
  282. [0000.388] I> Binary MEM-BCT-0 loaded successfully at 0x40040000 (0xe580)
  283. [0000.394] I> RAM_CODE 0x4000421
  284. [0000.400] I> RAM_CODE 0x4000421
  285. [0000.404] I> Task: Load Page retirement list
  286. [0000.408] I> Task: SDRAM params override
  287. [0000.412] I> Task: Save mem-bct info
  288. [0000.415] I> Task: Carveout allocate
  289. [0000.418] I> RCM blob carveout will not be allocated
  290. [0000.423] I> Update CCPLEX IST carveout from MB1-BCT
  291. [0000.428] I> ECC region[0]: Start:0x0, End:0x0
  292. [0000.432] I> ECC region[1]: Start:0x0, End:0x0
  293. [0000.437] I> ECC region[2]: Start:0x0, End:0x0
  294. [0000.441] I> ECC region[3]: Start:0x0, End:0x0
  295. [0000.445] I> ECC region[4]: Start:0x0, End:0x0
  296. [0000.449] I> Non-ECC region[0]: Start:0x80000000, End:0x280000000
  297. [0000.455] I> Non-ECC region[1]: Start:0x0, End:0x0
  298. [0000.460] I> Non-ECC region[2]: Start:0x0, End:0x0
  299. [0000.465] I> Non-ECC region[3]: Start:0x0, End:0x0
  300. [0000.469] I> Non-ECC region[4]: Start:0x0, End:0x0
  301. [0000.480] I> allocated(CO:43) base:0xbe000000 size:0x4000000 align: 0x200000
  302. [0000.487] I> allocated(CO:39) base:0x27de00000 size:0x2200000 align: 0x10000
  303. [0000.494] I> allocated(CO:20) base:0x27a000000 size:0x2000000 align: 0x2000000
  304. [0000.501] I> allocated(CO:24) base:0x278000000 size:0x2000000 align: 0x2000000
  305. [0000.508] I> allocated(CO:28) base:0x276000000 size:0x2000000 align: 0x2000000
  306. [0000.515] I> allocated(CO:22) base:0x27c000000 size:0x1000000 align: 0x1000000
  307. [0000.522] I> allocated(CO:35) base:0x275000000 size:0x1000000 align: 0x100000
  308. [0000.529] I> allocated(CO:02) base:0x27d000000 size:0x800000 align: 0x800000
  309. [0000.536] I> allocated(CO:03) base:0x274800000 size:0x800000 align: 0x800000
  310. [0000.543] I> allocated(CO:06) base:0x274000000 size:0x800000 align: 0x800000
  311. [0000.550] I> allocated(CO:56) base:0x273800000 size:0x800000 align: 0x200000
  312. [0000.557] I> allocated(CO:07) base:0x27d800000 size:0x400000 align: 0x400000
  313. [0000.564] I> allocated(CO:33) base:0x273400000 size:0x400000 align: 0x200000
  314. [0000.571] I> allocated(CO:19) base:0x273180000 size:0x280000 align: 0x10000
  315. [0000.578] I> allocated(CO:23) base:0x27dc00000 size:0x200000 align: 0x200000
  316. [0000.585] I> allocated(CO:01) base:0x273000000 size:0x100000 align: 0x100000
  317. [0000.592] I> allocated(CO:05) base:0x272f00000 size:0x100000 align: 0x100000
  318. [0000.599] I> allocated(CO:08) base:0x272e00000 size:0x100000 align: 0x100000
  319. [0000.606] I> allocated(CO:09) base:0x272d00000 size:0x100000 align: 0x100000
  320. [0000.613] I> allocated(CO:12) base:0x272c00000 size:0x100000 align: 0x100000
  321. [0000.619] I> allocated(CO:15) base:0x272b00000 size:0x100000 align: 0x100000
  322. [0000.626] I> allocated(CO:17) base:0x272a00000 size:0x100000 align: 0x100000
  323. [0000.633] I> allocated(CO:27) base:0x272900000 size:0x100000 align: 0x100000
  324. [0000.640] I> allocated(CO:42) base:0x272800000 size:0x100000 align: 0x100000
  325. [0000.647] I> allocated(CO:54) base:0x273100000 size:0x80000 align: 0x80000
  326. [0000.654] I> allocated(CO:34) base:0x2727f0000 size:0x10000 align: 0x10000
  327. [0000.661] I> allocated(CO:72) base:0x2725f0000 size:0x200000 align: 0x10000
  328. [0000.668] I> allocated(CO:47) base:0x272000000 size:0x400000 align: 0x200000
  329. [0000.675] I> allocated(CO:50) base:0x271e00000 size:0x200000 align: 0x100000
  330. [0000.682] I> allocated(CO:48) base:0x2725d0000 size:0x20000 align: 0x10000
  331. [0000.688] I> allocated(CO:69) base:0x2725b0000 size:0x20000 align: 0x10000
  332. [0000.695] I> allocated(CO:49) base:0x2725a0000 size:0x10000 align: 0x10000
  333. [0000.702] I> NSDRAM base: 0x80000000, end: 0x2725f0000, size: 0x1f25f0000
  334. [0000.708] I> Task: Thermal check
  335. [0000.712] I> Using min_chip_limit as min_tmon_limit
  336. [0000.716] I> Using max_chip_limit as max_tmon_limit
  337. [0000.721] I> BCT max_tmon_limit = 105
  338. [0000.724] I> BCT min_tmon_limit = -28
  339. [0000.728] I> BCT max_tmon_limit = 105
  340. [0000.731] I> BCT min_tmon_limit = -28
  341. [0000.735] I> SKU specific max_chip_limit = 105
  342. [0000.739] I> SKU specific min_chip_limit = -28
  343. [0000.743] I> BCT max_chip_limit = 105
  344. [0000.747] I> BCT min_chip_limit = -28
  345. [0000.750] I> enable_soctherm_polling = 0
  346. [0000.754] I> max temp read = 31
  347. [0000.757] I> min temp read = 29
  348. [0000.760] I> Enabling thermtrip
  349. [0000.763] I> Task: Update FSI SCR with thermal fuse data
  350. [0000.768] I> Task: Enable WDT 5th expiry
  351. [0000.772] I> Task: I2C register
  352. [0000.775] I> Task: Set I2C bus freq
  353. [0000.778] I> Task: Reset FSI
  354. [0000.781] I> Task: Pinmux init
  355. [0000.784] I> skipped mmio_addr = 0x9240008
  356. [0000.788] I> skipped mmio_addr = 0x9240000
  357. [0000.792] I> skipped mmio_addr = 0x9240010
  358. [0000.796] I> skipped mmio_addr = 0x9240018
  359. [0000.800] I> skipped mmio_addr = 0x9240020
  360. [0000.804] I> skipped mmio_addr = 0x9240030
  361. [0000.808] I> skipped mmio_addr = 0x9240028
  362. [0000.812] I> skipped mmio_addr = 0x9240038
  363. [0000.816] I> skipped mmio_addr = 0x9240040
  364. [0000.820] I> skipped mmio_addr = 0x9240048
  365. [0000.824] I> skipped mmio_addr = 0x9241000
  366. [0000.828] I> skipped mmio_addr = 0x9241008
  367. [0000.832] I> skipped mmio_addr = 0x9241010
  368. [0000.836] I> skipped mmio_addr = 0x9241018
  369. [0000.840] I> skipped mmio_addr = 0x9241020
  370. [0000.843] I> skipped mmio_addr = 0x9241028
  371. [0000.847] I> skipped mmio_addr = 0x9241030
  372. [0000.851] I> skipped mmio_addr = 0x9241038
  373. [0000.855] I> skipped mmio_addr = 0x9241040
  374. [0000.859] I> skipped mmio_addr = 0x9242000
  375. [0000.863] I> skipped mmio_addr = 0x9242008
  376. [0000.867] I> Task: Prod config init
  377. [0000.870] I> Task: Pad voltage init
  378. [0000.874] I> Task: Prod init
  379. [0000.877] I> Task: Program rst req config reg
  380. [0000.881] I> Task: Common rail init
  381. [0000.884] I> DONE: Thermal config
  382. [0000.888] W> DEVICE_PROD: module = 13, instance = 4 not found in device prod.
  383. [0000.897] I> DONE: SOC rail config
  384. [0000.900] W> PMIC_CONFIG: Rail: MEMIO rail config not found in MB1 BCT.
  385. [0000.907] I> DONE: MEMIO rail config
  386. [0000.911] W> PMIC_CONFIG: Rail: GPU rail info not found in MB1 BCT.
  387. [0000.917] I> DONE: GPU rail info
  388. [0000.921] W> PMIC_CONFIG: Rail: CV rail info not found in MB1 BCT.
  389. [0000.927] I> DONE: CV rail info
  390. [0000.930] I> Task: Mem clock src
  391. [0000.933] I> Task: Misc. board config
  392. [0000.937] I> PMIC_CONFIG: Platform config not found in MB1 BCT.
  393. [0000.943] I> Task: SDRAM init
  394. [0000.946] I> MemoryType: 4 MemBctRevision: 1
  395. [0000.952] I> MSS CAR: PLLM/HUB programming for MemoryType: 4 and MemBctRevision: 1
  396. [0000.960] I> MSS CAR: Init PLLM
  397. [0000.963] I> MSS CAR: Init PLLHUB
  398. [0000.968] I> Encryption: MTS: en, TX: en, VPR: en, GSC: en
  399. [0001.022] E> MSS: Failed to initialize SDRAM.
  400. [0001.027] C> Task 0x2f failed (err: 0x48480112)
  401. [0001.031] E> Top caller module: MSS, error module: MSS, reason: 0x12, aux_info: 0x01
  402. [0001.039] C> Boot Info Table status dump :
  403. 01111111001110001111111111111111111111111111101
Advertisement
Add Comment
Please, Sign In to add comment
Public Pastes
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!