API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Jul 18th, 2018
298
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 15.20 KB | None | 0 0
raw download clone embed print report
  1. Padavan
  2. ===================================================================
  3. MT7621 stage1 code Mar 12 2015 14:42:52 (ASIC)
  4. CPU=50000000 HZ BUS=16666666 HZ
  5. ==================================================================
  6. Change MPLL source from XTAL to CR...
  7. do MEMPLL setting..
  8. MEMPLL Config : 0x11100000
  9. 3PLL mode + External loopback
  10. === XTAL-40Mhz === DDR-1200Mhz ===
  11. PLL2 FB_DL: 0xb, 1/0 = 538/486 2D000000
  12. PLL3 FB_DL: 0xb, 1/0 = 568/456 2D000000
  13. PLL4 FB_DL: 0x1b, 1/0 = 602/422 6D000000
  14. do DDR setting..[00320381]
  15. Apply DDR3 Setting...(use customer AC)
  16. 0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120
  17. --------------------------------------------------------------------------------
  18. 0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  19. 0001:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  20. 0002:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  21. 0003:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  22. 0004:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  23. 0005:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  24. 0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  25. 0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  26. 0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  27. 0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  28. 000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  29. 000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  30. 000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  31. 000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
  32. 000E:| 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1
  33. 000F:| 0 0 0 0 1 1 1 1 1 1 1 1 1 1 0 0
  34. 0010:| 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0
  35. 0011:| 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
  36. 0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  37. 0013:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  38. 0014:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  39. 0015:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  40. 0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  41. 0017:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  42. 0018:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  43. 0019:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  44. 001A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  45. 001B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  46. 001C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  47. 001D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  48. 001E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  49. 001F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
  50. DRAMC_DQSCTL1[0e0]=13000000
  51. DRAMC_DQSGCTL[124]=80000033
  52. rank 0 coarse = 15
  53. rank 0 fine = 72
  54. B:| 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0
  55. opt_dle value:9
  56. DRAMC_DDR2CTL[07c]=C287221D
  57. DRAMC_PADCTL4[0e4]=000022B3
  58. DRAMC_DQIDLY1[210]=0B080909
  59. DRAMC_DQIDLY2[214]=06090709
  60. DRAMC_DQIDLY3[218]=0B090707
  61. DRAMC_DQIDLY4[21c]=09090B0A
  62. DRAMC_R0DELDLY[018]=00001E1F
  63. ==================================================================
  64. RX DQS perbit delay software calibration
  65. ==================================================================
  66. 1.0-15 bit dq delay value
  67. ==================================================================
  68. bit| 0 1 2 3 4 5 6 7 8 9
  69. --------------------------------------
  70. 0 | 8 9 7 10 7 7 8 6 7 7
  71. 10 | 9 9 9 10 9 9
  72. --------------------------------------
  73.  
  74. ==================================================================
  75. 2.dqs window
  76. x=pass dqs delay value (min~max)center
  77. y=0-7bit DQ of every group
  78. input delay:DQS0 =31 DQS1 = 30
  79. ==================================================================
  80. bit DQS0 bit DQS1
  81. 0 (1~59)30 8 (1~59)30
  82. 1 (1~62)31 9 (1~59)30
  83. 2 (1~60)30 10 (1~60)30
  84. 3 (1~60)30 11 (1~56)28
  85. 4 (1~58)29 12 (1~58)29
  86. 5 (1~62)31 13 (1~58)29
  87. 6 (1~60)30 14 (1~60)30
  88. 7 (1~62)31 15 (1~59)30
  89. ==================================================================
  90. 3.dq delay value last
  91. ==================================================================
  92. bit| 0 1 2 3 4 5 6 7 8 9
  93. --------------------------------------
  94. 0 | 9 9 8 11 9 7 9 6 7 7
  95. 10 | 9 11 10 11 9 9
  96. ==================================================================
  97. ==================================================================
  98. TX perbyte calibration
  99. ==================================================================
  100. DQS loop = 15, cmp_err_1 = ffff0000
  101. dqs_perbyte_dly.last_dqsdly_pass[0]=15, finish count=1
  102. dqs_perbyte_dly.last_dqsdly_pass[1]=15, finish count=2
  103. DQ loop=15, cmp_err_1 = ffff0000
  104. dqs_perbyte_dly.last_dqdly_pass[0]=15, finish count=1
  105. dqs_perbyte_dly.last_dqdly_pass[1]=15, finish count=2
  106. byte:0, (DQS,DQ)=(8,8)
  107. byte:1, (DQS,DQ)=(8,8)
  108. DRAMC_DQODLY1[200]=88888888
  109. DRAMC_DQODLY2[204]=88888888
  110. 20,data:88
  111. [EMI] DRAMC calibration passed
  112.  
  113. ===================================================================
  114. MT7621 stage1 code done
  115. CPU=50000000 HZ BUS=16666666 HZ
  116. ===================================================================
  117.  
  118.  
  119. U-Boot 1.1.3 [4.0.0.3-8] (Nov 23 2015 - 15:15:55)
  120.  
  121. Board: Ralink APSoC DRAM: 256 MB
  122. relocate_code Pointer at: 8ffa4000
  123. Config XHCI 40M PLL
  124. Allocate 16 byte aligned buffer: 8ffdfa70
  125. Enable NFI Clock
  126. # MTK NAND # : Use HW ECC
  127. NAND ID [01 F1 80 1D 01]
  128. Device found in MTK table, ID: 1f1, EXT_ID: 801d01
  129. Support this Device in MTK table! 1f1
  130. select_chip
  131. NAND select ECC bit: 4, sparesize: 64, spare_per_sector: 16
  132. Signature matched and data read!
  133. load_fact_bbt success 1023
  134. load fact bbt success
  135. [mtk_nand] probe successfully!
  136. [mtk_nand] writesize: 2048, oobsize: 64, erasesize: 131072, iowidth: 8
  137. NAND Flash: S34ML01G100TF 128MB
  138. NAND block size: 128KB
  139. NAND page size: 2048B
  140. .
  141. .
  142. ============================================
  143. Ralink UBoot Version: 4.0.0.3_NDMS
  144. --------------------------------------------
  145. ASIC 7621_MP (GMAC2 to RTL8370M Mode)
  146. DRAM_CONF_FROM: Auto-Detection
  147. DRAM_TYPE: DDR3
  148. DRAM bus: 16 bit
  149. Xtal Mode=3 OCP Ratio=1/3
  150. Flash component: NAND Flash
  151. Date:Nov 23 2015 Time:15:15:55
  152. ============================================
  153. icache: sets:256, ways:4, linesz:32 ,total:32768
  154. dcache: sets:256, ways:4, linesz:32 ,total:32768
  155.  
  156. ##### The CPU freq = 880 MHZ ####
  157. estimate memory size = 256 Mbytes
  158. Firmware test register status: 0x00000000
  159. Init RTL8370M external switch...SUCCESS!
  160.  
  161. Please choose the operation:
  162. 1: Load system code to SDRAM via TFTP.
  163. 2: Load system code then write to Flash via TFTP.
  164. 3: Boot system code via Flash (default).
  165. 4: Enter boot command line interface.
  166. 7: Load Boot Loader code then write to Flash via Serial.
  167. 9: Load Boot Loader code then write to Flash via TFTP. 0
  168.  
  169. 3: System Boot system code via Flash.
  170. ## Booting image at bfd80000 ...
  171.  
  172. Image Name: KN-ULTRA2
  173. Created: 2018-07-08 7:30:04 UTC
  174. Image Type: MIPS Linux Kernel Image (lzma compressed)
  175. Data Size: 9903490 Bytes = 9.4 MB
  176. Load Address: 80001000
  177. Entry Point: 802f5690
  178. ........................................................................................................................................................
  179. Verifying Checksum ... OK
  180. Uncompressing Kernel Image ... OK
  181. No initrd
  182. ## Transferring control to Linux (at address 802f5690) ...
  183. ## Giving linux memsize in MB, 256
  184.  
  185. Starting kernel ...
  186.  
  187. 6
  188. LINUX started...
  189. Linux version 3.4.113 (padavan@hms) (gcc version 7.3.0 (crosstool-NG ) ) #1 SMP Sun Jul 8 10:22:46 MSK 2018
  190. MediaTek SoC: MT7621A, RevID: 0103, RAM: DDR3, XTAL: 40MHz
  191. CPU/OCP/SYS frequency: 880/293/220 MHz
  192. CPU revision is: 0001992f (MIPS 1004Kc)
  193. Determined physical RAM map:
  194. memory: 10000000 @ 00000000 (usable)
  195. Zone PFN ranges:
  196. Normal
  197. 0x00000000 -> 0x00010000
  198. Movable zone start PFN for each node
  199. Early memory PFN ranges
  200. 0: 0x00000000 -> 0x00010000
  201. Detected 3 available secondary CPU(s)
  202. Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
  203. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes
  204. MIPS secondary cache 256kB, 8-way, linesize 32 bytes.
  205. PERCPU: Embedded 7 pages/cpu @81203000 s5952 r8192 d14528 u32768
  206. Built 1 zonelists in Zone order, mobility grouping on. Total pages: 65024
  207. Kernel command line: console=ttyS0,57600n8 root=/dev/mtdblock4 rootfstype=squashfs
  208. PID hash table entries: 1024 (order: 0, 4096 bytes)
  209. Dentry cache hash table entries: 32768 (order: 5, 131072 bytes)
  210. Inode-cache hash table entries: 16384 (order: 4, 65536 bytes)
  211. Writing ErrCtl register=00011bc6
  212. Readback ErrCtl register=00011bc6
  213. Memory: 255860k/262144k available (3061k kernel code, 6284k reserved, 503k data, 204k init, 0k highmem)
  214. Hierarchical RCU implementation.
  215. NR_IRQS:72
  216. MIPS GIC RevID: 3.0
  217. Setting up vectored interrupts
  218. console [ttyS0] enabled
  219. Calibrating delay loop... 577.53 BogoMIPS (lpj=1155072)
  220. pid_max: default: 32768 minimum: 301
  221. Mount-cache hash table entries: 512
  222. Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
  223. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes
  224. MIPS secondary cache 256kB, 8-way, linesize 32 bytes.
  225. CPU revision is: 0001992f (MIPS 1004Kc)
  226. Synchronize counters for CPU 1: done.
  227. Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
  228. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes
  229. MIPS secondary cache 256kB, 8-way, linesize 32 bytes.
  230. CPU revision is: 0001992f (MIPS 1004Kc)
  231. Synchronize counters for CPU 2: done.
  232. Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
  233. Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 bytes
  234. MIPS secondary cache 256kB, 8-way, linesize 32 bytes.
  235. CPU revision is: 0001992f (MIPS 1004Kc)
  236. Synchronize counters for CPU 3: done.
  237. Brought up 4 CPUs
  238. NET: Registered protocol family 16
  239. bio: create slab <bio-0> at 0
  240. SCSI subsystem initialized
  241. usbcore: registered new interface driver usbfs
  242. usbcore: registered new interface driver hub
  243. usbcore: registered new device driver usb
  244. PCI host bridge to bus 0000:00
  245. pci_bus 0000:00: root bus resource [mem 0x60000000-0x6fffffff]
  246. pci_bus 0000:00: root bus resource [io 0x1e160000-0x1e16ffff]
  247. pci 0000:00:00.0: bridge configuration invalid ([bus 00-00]), reconfiguring
  248. pci 0000:00:01.0: bridge configuration invalid ([bus 00-00]), reconfiguring
  249. pci 0000:00:00.0: BAR 0: can't assign mem (size 0x80000000)
  250. pci 0000:00:01.0: BAR 0: can't assign mem (size 0x80000000)
  251. pci 0000:00:00.0: BAR 8: assigned [mem 0x60000000-0x600fffff]
  252. pci 0000:00:00.0: BAR 9: assigned [mem 0x60100000-0x601fffff pref]
  253. pci 0000:00:01.0: BAR 8: assigned [mem 0x60200000-0x602fffff]
  254. pci 0000:00:01.0: BAR 9: assigned [mem 0x60300000-0x603fffff pref]
  255. pci 0000:01:00.0: BAR 0: assigned [mem 0x60000000-0x600fffff 64bit]
  256. pci 0000:01:00.0: BAR 6: assigned [mem 0x60100000-0x6010ffff pref]
  257. pci 0000:00:00.0: PCI bridge to [bus 01-01]
  258. pci 0000:00:00.0: bridge window [mem 0x60000000-0x600fffff]
  259. pci 0000:00:00.0: bridge window [mem 0x60100000-0x601fffff pref]
  260. pci 0000:02:00.0: BAR 0: assigned [mem 0x60200000-0x602fffff 64bit]
  261. pci 0000:02:00.0: BAR 6: assigned [mem 0x60300000-0x6030ffff pref]
  262. pci 0000:00:01.0: PCI bridge to [bus 02-02]
  263. pci 0000:00:01.0: bridge window [mem 0x60200000-0x602fffff]
  264. pci 0000:00:01.0: bridge window [mem 0x60300000-0x603fffff pref]
  265. PCI: Enabling device 0000:00:00.0 (0000 -> 0002)
  266. PCI: Enabling device 0000:00:01.0 (0000 -> 0002)
  267. Switching to clocksource MIPS
  268. NET: Registered protocol family 2
  269. IP route cache hash table entries: 2048 (order: 1, 8192 bytes)
  270. TCP established hash table entries: 8192 (order: 4, 65536 bytes)
  271. TCP bind hash table entries: 8192 (order: 4, 65536 bytes)
  272. TCP: Hash tables configured (established 8192 bind 8192)
  273. TCP: reno registered
  274. UDP hash table entries: 128 (order: 0, 4096 bytes)
  275. NET: Registered protocol family 1
  276. 4 CPUs re-calibrate udelay (lpj = 1167360)
  277. squashfs: version 4.0 (2009/01/31) Phillip Lougher
  278. msgmni has been set to 499
  279. io scheduler noop registered (default)
  280. Serial: 8250/16550 driver, 1 ports, IRQ sharing disabled
  281. serial8250: ttyS0 at MMIO 0x1e000c00 (irq = 34) is a 16550A
  282. Ralink GPIO driver initialized. Number of GPIO: 64, GPIO mode: 000A05AC
  283. loop: module loaded
  284. MediaTek NAND driver init, version v2.1
  285. MTK NFI: NAND ID [01 F1, 80 1D 01 F1]
  286. MTK NFI: NAND chip found in MTK table: S34ML01G100TF
  287. NAND device: Manufacturer ID: 0x01, Chip ID: 0xf1 (AMD/Spansion NAND 128MiB 3,3V 8-bit), 128MiB, page size: 2048, OOB size: 64
  288. Scanning device for bad blocks
  289. MTK NFI: success load FACT_BBT from block 1023
  290. Creating 9 MTD partitions on "MT7621-NAND":
  291. 0x000000000000-0x000000080000 : "Bootloader"
  292. 0x000000080000-0x000000100000 : "BootEnv"
  293. 0x000000100000-0x000000180000 : "Factory"
  294. 0x000000180000-0x0000002c0000 : "Kernel"
  295. 0x0000002c0000-0x000001580000 : "RootFS"
  296. 0x000001580000-0x000001680000 : "Config"
  297. 0x000001680000-0x000001a80000 : "Storage"
  298. 0x000001a80000-0x000007f80000 : "RWFS"
  299. 0x000000180000-0x000001580000 : "Firmware_Stub"
  300. tun: Universal TUN/TAP device driver, 1.6
  301. tun: (C) 1999-2004 Max Krasnyansky <maxk@qualcomm.com>
  302. Ralink APSoC Ethernet Driver v3.2.4 (raeth)
  303. raeth: PDMA RX ring 512, QDMA TX pool 1024. Max packet size 1536
  304. raeth: NAPI & GRO support, weight 64
  305. raeth: Byte Queue Limits (BQL) support
  306. PPP generic driver version 2.4.2
  307. PPP MPPE Compression module registered
  308. NET: Registered protocol family 24
  309. PPTP driver version 0.8.5
  310. Realtek RTL8370M GSW Driver v3.1.
  311. rtl8367 - hw bridge: W|LLLLLLL
  312. usbcore: registered new interface driver libusual
  313. nf_conntrack version 0.5.0 (32768 buckets, 32768 max)
  314. xt_time: kernel timezone is -0000
  315. Bridge firewalling registered
  316. gre: GRE over IPv4 demultiplexor driver
  317. ip_tables: (C) 2000-2006 Netfilter Core Team
  318. TCP: cubic registered
  319. NET: Registered protocol family 10
  320. ip6_tables: (C) 2000-2006 Netfilter Core Team
  321. IPv6 over IPv4 tunneling driver
  322. NET: Registered protocol family 17
  323. L2TP core driver, V2.0
  324. PPPoL2TP kernel driver, V2.0
  325. 8021q: 802.1Q VLAN Support v1.8
  326. ASUS NVRAM, v0.08. Available space: 131072. Integrity: OK
  327. VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
  328. Freeing unused kernel memory: 204k freed
  329. Algorithmics/MIPS FPU Emulator v1.5
  330. PCI: Enabling device 0000:01:00.0 (0000 -> 0002)
  331. MT76x2 AP Driver version: 3.0.5.0
  332. PCI: Enabling device 0000:02:00.0 (0000 -> 0002)
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!