xmixahlx

linux next20200529 pinebookpro diff

May 31st, 2020
135
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
  1. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/arch/arm64/boot/dts/rockchip/rk3399.dtsi linux-next_20200529_pinebookpro/arch/arm64/boot/dts/rockchip/rk3399.dtsi
  2. --- linux-next_20200529/arch/arm64/boot/dts/rockchip/rk3399.dtsi 2020-05-30 19:01:39.000000000 -0700
  3. +++ linux-next_20200529_pinebookpro/arch/arm64/boot/dts/rockchip/rk3399.dtsi 2020-05-30 19:57:12.021279846 -0700
  4. @@ -9,6 +9,7 @@
  5. #include <dt-bindings/interrupt-controller/irq.h>
  6. #include <dt-bindings/pinctrl/rockchip.h>
  7. #include <dt-bindings/power/rk3399-power.h>
  8. +#include <dt-bindings/suspend/rockchip-rk3399.h>
  9. #include <dt-bindings/thermal/thermal.h>
  10.  
  11. / {
  12. @@ -2664,4 +2665,27 @@
  13. };
  14.  
  15. };
  16. +
  17. + rockchip_suspend: rockchip-suspend {
  18. + compatible = "rockchip,pm-rk3399";
  19. + status = "disabled";
  20. + rockchip,sleep-debug-en = <0>;
  21. + rockchip,virtual-poweroff = <0>;
  22. + rockchip,sleep-mode-config = <
  23. + (0
  24. + | RKPM_SLP_ARMPD
  25. + | RKPM_SLP_PERILPPD
  26. + | RKPM_SLP_DDR_RET
  27. + | RKPM_SLP_PLLPD
  28. + | RKPM_SLP_OSC_DIS
  29. + | RKPM_SLP_CENTER_PD
  30. + | RKPM_SLP_AP_PWROFF
  31. + )
  32. + >;
  33. + rockchip,wakeup-config = <
  34. + (0
  35. + | RKPM_GPIO_WKUP_EN
  36. + )
  37. + >;
  38. + };
  39. };
  40. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts linux-next_20200529_pinebookpro/arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts
  41. --- linux-next_20200529/arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts 2020-05-30 19:01:39.000000000 -0700
  42. +++ linux-next_20200529_pinebookpro/arch/arm64/boot/dts/rockchip/rk3399-pinebook-pro.dts 2020-05-30 19:57:12.029279883 -0700
  43. @@ -19,15 +19,28 @@
  44. compatible = "pine64,pinebook-pro", "rockchip,rk3399";
  45.  
  46. chosen {
  47. + bootargs = "earlycon=uart8250,mmio32,0xff1a0000";
  48. stdout-path = "serial2:1500000n8";
  49. };
  50.  
  51. + memory {
  52. + device_type = "memory";
  53. + reg = <0x0 0x00200000 0x0 0xf7e00000>;
  54. + };
  55. +
  56. backlight: edp-backlight {
  57. compatible = "pwm-backlight";
  58. power-supply = <&vcc_12v>;
  59. pwms = <&pwm0 0 740740 0>;
  60. };
  61.  
  62. + bat: battery {
  63. + compatible = "simple-battery";
  64. + charge-full-design-microamp-hours = <9800000>;
  65. + voltage-max-design-microvolt = <4350000>;
  66. + voltage-min-design-microvolt = <3000000>;
  67. + };
  68. +
  69. edp_panel: edp-panel {
  70. compatible = "boe,nv140fhmn49";
  71. backlight = <&backlight>;
  72. @@ -97,7 +110,8 @@
  73. default-state = "on";
  74. function = LED_FUNCTION_POWER;
  75. gpios = <&gpio0 RK_PB3 GPIO_ACTIVE_HIGH>;
  76. - label = "green:power";
  77. + label = "green:disk-activity";
  78. + linux,default-trigger = "mmc2-inverted";
  79. };
  80.  
  81. red_led: led-1 {
  82. @@ -125,6 +139,12 @@
  83. reset-gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>;
  84. };
  85.  
  86. + /* first 128k(0xff8d0000~0xff8f0000) for ddr and ATF */
  87. + sram@ff8d0000 {
  88. + compatible = "mmio-sram";
  89. + reg = <0x0 0xff8d0000 0x0 0x20000>; /* 128k */
  90. + };
  91. +
  92. /* Audio components */
  93. es8316-sound {
  94. compatible = "simple-audio-card";
  95. @@ -372,8 +392,16 @@
  96. };
  97. };
  98.  
  99. +&cluster1_opp {
  100. + opp08 {
  101. + opp-hz = /bits/ 64 <2000000000>;
  102. + opp-microvolt = <1300000>;
  103. + };
  104. +};
  105. +
  106. &cdn_dp {
  107. status = "okay";
  108. + extcon = <&fusb0>;
  109. };
  110.  
  111. &cpu_b0 {
  112. @@ -708,6 +736,9 @@
  113. <PDO_FIXED(5000, 1400, PDO_FIXED_USB_COMM)>;
  114. try-power-role = "sink";
  115.  
  116. + extcon-cables = <1 2 5 6 9 10 12 44>;
  117. + typec-altmodes = <0xff01 1 0x001c0000 1>;
  118. +
  119. ports {
  120. #address-cells = <1>;
  121. #size-cells = <0>;
  122. @@ -741,6 +772,24 @@
  123. };
  124. };
  125. };
  126. +
  127. + cw2015@62 {
  128. + compatible = "cellwise,cw2015";
  129. + reg = <0x62>;
  130. + cellwise,battery-profile = /bits/ 8 <
  131. + 0x17 0x67 0x80 0x73 0x6E 0x6C 0x6B 0x63
  132. + 0x77 0x51 0x5C 0x58 0x50 0x4C 0x48 0x36
  133. + 0x15 0x0C 0x0C 0x19 0x5B 0x7D 0x6F 0x69
  134. + 0x69 0x5B 0x0C 0x29 0x20 0x40 0x52 0x59
  135. + 0x57 0x56 0x54 0x4F 0x3B 0x1F 0x7F 0x17
  136. + 0x06 0x1A 0x30 0x5A 0x85 0x93 0x96 0x2D
  137. + 0x48 0x77 0x9C 0xB3 0x80 0x52 0x94 0xCB
  138. + 0x2F 0x00 0x64 0xA5 0xB5 0x11 0xF0 0x11
  139. + >;
  140. + cellwise,monitor-interval-ms = <5000>;
  141. + monitored-battery = <&bat>;
  142. + power-supplies = <&mains_charger>, <&fusb0>;
  143. + };
  144. };
  145.  
  146. &i2s1 {
  147. @@ -905,6 +954,29 @@
  148. status = "okay";
  149. };
  150.  
  151. +&rockchip_suspend {
  152. + status = "okay";
  153. + rockchip,sleep-debug-en = <1>;
  154. + rockchip,sleep-mode-config = <
  155. + (0
  156. + | RKPM_SLP_ARMPD
  157. + | RKPM_SLP_PERILPPD
  158. + | RKPM_SLP_DDR_RET
  159. + | RKPM_SLP_PLLPD
  160. + | RKPM_SLP_CENTER_PD
  161. + | RKPM_SLP_AP_PWROFF
  162. + )
  163. + >;
  164. + rockchip,pwm-regulator-config = <
  165. + (0
  166. + | PWM2_REGULATOR_EN
  167. + )
  168. + >;
  169. + rockchip,power-ctrl =
  170. + <&gpio1 RK_PC1 GPIO_ACTIVE_HIGH>,
  171. + <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>;
  172. +};
  173. +
  174. &saradc {
  175. vref-supply = <&vcca1v8_s3>;
  176. status = "okay";
  177. @@ -957,6 +1029,7 @@
  178. };
  179.  
  180. &tcphy0 {
  181. + extcon = <&fusb0>;
  182. status = "okay";
  183. };
  184.  
  185. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/arch/arm64/configs/pinebook_pro_defconfig linux-next_20200529_pinebookpro/arch/arm64/configs/pinebook_pro_defconfig
  186. --- linux-next_20200529/arch/arm64/configs/pinebook_pro_defconfig 1969-12-31 16:00:00.000000000 -0800
  187. +++ linux-next_20200529_pinebookpro/arch/arm64/configs/pinebook_pro_defconfig 2020-05-30 19:57:12.033279903 -0700
  188. @@ -0,0 +1,3000 @@
  189. +CONFIG_LOCALVERSION="-MANJARO-ARM"
  190. +# CONFIG_LOCALVERSION_AUTO is not set
  191. +CONFIG_SYSVIPC=y
  192. +CONFIG_POSIX_MQUEUE=y
  193. +CONFIG_GENERIC_IRQ_DEBUGFS=y
  194. +CONFIG_NO_HZ=y
  195. +CONFIG_HIGH_RES_TIMERS=y
  196. +CONFIG_PREEMPT_VOLUNTARY=y
  197. +CONFIG_IRQ_TIME_ACCOUNTING=y
  198. +CONFIG_BSD_PROCESS_ACCT=y
  199. +CONFIG_BSD_PROCESS_ACCT_V3=y
  200. +CONFIG_TASK_XACCT=y
  201. +CONFIG_TASK_IO_ACCOUNTING=y
  202. +CONFIG_IKCONFIG=y
  203. +CONFIG_IKCONFIG_PROC=y
  204. +CONFIG_LOG_BUF_SHIFT=23
  205. +CONFIG_LOG_CPU_MAX_BUF_SHIFT=14
  206. +CONFIG_PRINTK_SAFE_LOG_BUF_SHIFT=15
  207. +CONFIG_MEMCG=y
  208. +CONFIG_MEMCG_SWAP=y
  209. +CONFIG_BLK_CGROUP=y
  210. +CONFIG_CFS_BANDWIDTH=y
  211. +CONFIG_CGROUP_PIDS=y
  212. +CONFIG_CGROUP_RDMA=y
  213. +CONFIG_CGROUP_FREEZER=y
  214. +CONFIG_CGROUP_HUGETLB=y
  215. +CONFIG_CPUSETS=y
  216. +CONFIG_CGROUP_DEVICE=y
  217. +CONFIG_CGROUP_CPUACCT=y
  218. +CONFIG_CGROUP_PERF=y
  219. +CONFIG_CGROUP_BPF=y
  220. +CONFIG_NAMESPACES=y
  221. +CONFIG_USER_NS=y
  222. +CONFIG_CHECKPOINT_RESTORE=y
  223. +CONFIG_SCHED_AUTOGROUP=y
  224. +CONFIG_BLK_DEV_INITRD=y
  225. +CONFIG_EXPERT=y
  226. +CONFIG_KALLSYMS_ALL=y
  227. +CONFIG_BPF_SYSCALL=y
  228. +# CONFIG_COMPAT_BRK is not set
  229. +CONFIG_SLAB_FREELIST_RANDOM=y
  230. +CONFIG_PROFILING=y
  231. +CONFIG_ARCH_ROCKCHIP=y
  232. +CONFIG_ARM64_VA_BITS_48=y
  233. +CONFIG_SCHED_MC=y
  234. +CONFIG_SCHED_SMT=y
  235. +CONFIG_NR_CPUS=8
  236. +CONFIG_HZ_100=y
  237. +CONFIG_SECCOMP=y
  238. +CONFIG_PARAVIRT_TIME_ACCOUNTING=y
  239. +CONFIG_KEXEC=y
  240. +CONFIG_KEXEC_FILE=y
  241. +CONFIG_COMPAT=y
  242. +# CONFIG_ARM64_PTR_AUTH is not set
  243. +CONFIG_ARM64_ACPI_PARKING_PROTOCOL=y
  244. +CONFIG_CMDLINE="console=ttyAMA0"
  245. +CONFIG_HIBERNATION=y
  246. +CONFIG_PM_DEBUG=y
  247. +CONFIG_PM_TEST_SUSPEND=y
  248. +CONFIG_ENERGY_MODEL=y
  249. +CONFIG_CPU_IDLE_GOV_LADDER=y
  250. +CONFIG_ARM_CPUIDLE=y
  251. +CONFIG_CPU_FREQ=y
  252. +CONFIG_CPU_FREQ_STAT=y
  253. +CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL=y
  254. +CONFIG_CPU_FREQ_GOV_POWERSAVE=y
  255. +CONFIG_CPU_FREQ_GOV_USERSPACE=y
  256. +CONFIG_CPU_FREQ_GOV_ONDEMAND=y
  257. +CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
  258. +CONFIG_CPUFREQ_DT=y
  259. +CONFIG_ACPI_CPPC_CPUFREQ=y
  260. +CONFIG_ARM_SCPI_CPUFREQ=y
  261. +CONFIG_ARM_SCPI_PROTOCOL=y
  262. +CONFIG_DMI_SYSFS=y
  263. +CONFIG_ROCKCHIP_SIP=y
  264. +CONFIG_EFI_VARS=y
  265. +CONFIG_EFI_VARS_PSTORE_DEFAULT_DISABLE=y
  266. +# CONFIG_EFI_ARMSTUB_DTB_LOADER is not set
  267. +CONFIG_EFI_BOOTLOADER_CONTROL=y
  268. +CONFIG_ACPI=y
  269. +CONFIG_ACPI_EC_DEBUGFS=y
  270. +CONFIG_ACPI_DOCK=y
  271. +CONFIG_ACPI_IPMI=m
  272. +CONFIG_ACPI_PCI_SLOT=y
  273. +CONFIG_ACPI_HED=y
  274. +CONFIG_ACPI_CUSTOM_METHOD=y
  275. +CONFIG_PMIC_OPREGION=y
  276. +CONFIG_ACPI_CONFIGFS=m
  277. +CONFIG_VIRTUALIZATION=y
  278. +CONFIG_KVM=y
  279. +CONFIG_CRYPTO_SHA1_ARM64_CE=y
  280. +CONFIG_CRYPTO_SHA2_ARM64_CE=y
  281. +CONFIG_CRYPTO_SHA512_ARM64_CE=y
  282. +CONFIG_CRYPTO_SHA3_ARM64=y
  283. +CONFIG_CRYPTO_SM3_ARM64_CE=y
  284. +CONFIG_CRYPTO_SM4_ARM64_CE=y
  285. +CONFIG_CRYPTO_GHASH_ARM64_CE=y
  286. +CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=y
  287. +CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
  288. +CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
  289. +CONFIG_CRYPTO_CHACHA20_NEON=y
  290. +CONFIG_CRYPTO_NHPOLY1305_NEON=y
  291. +CONFIG_CRYPTO_AES_ARM64_BS=y
  292. +CONFIG_JUMP_LABEL=y
  293. +CONFIG_MODULES=y
  294. +CONFIG_MODULE_UNLOAD=y
  295. +CONFIG_MODULE_COMPRESS=y
  296. +CONFIG_UNUSED_SYMBOLS=y
  297. +CONFIG_BLK_DEV_ZONED=y
  298. +CONFIG_BLK_DEV_THROTTLING=y
  299. +CONFIG_BLK_CMDLINE_PARSER=y
  300. +CONFIG_BLK_WBT=y
  301. +CONFIG_BLK_SED_OPAL=y
  302. +CONFIG_PARTITION_ADVANCED=y
  303. +CONFIG_AIX_PARTITION=y
  304. +CONFIG_OSF_PARTITION=y
  305. +CONFIG_AMIGA_PARTITION=y
  306. +CONFIG_MAC_PARTITION=y
  307. +CONFIG_BSD_DISKLABEL=y
  308. +CONFIG_MINIX_SUBPARTITION=y
  309. +CONFIG_SOLARIS_X86_PARTITION=y
  310. +CONFIG_UNIXWARE_DISKLABEL=y
  311. +CONFIG_LDM_PARTITION=y
  312. +CONFIG_SGI_PARTITION=y
  313. +CONFIG_SUN_PARTITION=y
  314. +CONFIG_KARMA_PARTITION=y
  315. +CONFIG_IOSCHED_BFQ=y
  316. +CONFIG_BFQ_GROUP_IOSCHED=y
  317. +CONFIG_BINFMT_MISC=y
  318. +CONFIG_KSM=y
  319. +CONFIG_CLEANCACHE=y
  320. +CONFIG_FRONTSWAP=y
  321. +CONFIG_CMA=y
  322. +CONFIG_CMA_DEBUGFS=y
  323. +CONFIG_ZSWAP=y
  324. +CONFIG_Z3FOLD=y
  325. +CONFIG_ZSMALLOC=y
  326. +CONFIG_NET=y
  327. +CONFIG_PACKET=y
  328. +CONFIG_PACKET_DIAG=m
  329. +CONFIG_UNIX=y
  330. +CONFIG_UNIX_DIAG=m
  331. +CONFIG_TLS=m
  332. +CONFIG_XFRM_USER=y
  333. +CONFIG_XFRM_SUB_POLICY=y
  334. +CONFIG_XFRM_STATISTICS=y
  335. +CONFIG_NET_KEY=m
  336. +CONFIG_NET_KEY_MIGRATE=y
  337. +CONFIG_INET=y
  338. +CONFIG_IP_MULTICAST=y
  339. +CONFIG_IP_ADVANCED_ROUTER=y
  340. +CONFIG_IP_FIB_TRIE_STATS=y
  341. +CONFIG_IP_MULTIPLE_TABLES=y
  342. +CONFIG_IP_ROUTE_MULTIPATH=y
  343. +CONFIG_IP_ROUTE_VERBOSE=y
  344. +CONFIG_NET_IPIP=m
  345. +CONFIG_NET_IPGRE_DEMUX=m
  346. +CONFIG_NET_IPGRE=m
  347. +CONFIG_NET_IPGRE_BROADCAST=y
  348. +CONFIG_IP_MROUTE=y
  349. +CONFIG_IP_MROUTE_MULTIPLE_TABLES=y
  350. +CONFIG_IP_PIMSM_V1=y
  351. +CONFIG_IP_PIMSM_V2=y
  352. +CONFIG_NET_IPVTI=m
  353. +CONFIG_NET_FOU_IP_TUNNELS=y
  354. +CONFIG_INET_AH=m
  355. +CONFIG_INET_ESP=m
  356. +CONFIG_INET_IPCOMP=m
  357. +CONFIG_INET_DIAG=m
  358. +CONFIG_INET_UDP_DIAG=m
  359. +CONFIG_INET_RAW_DIAG=m
  360. +CONFIG_TCP_CONG_ADVANCED=y
  361. +CONFIG_TCP_CONG_HSTCP=m
  362. +CONFIG_TCP_CONG_HYBLA=m
  363. +CONFIG_TCP_CONG_NV=m
  364. +CONFIG_TCP_CONG_SCALABLE=m
  365. +CONFIG_TCP_CONG_LP=m
  366. +CONFIG_TCP_CONG_VENO=m
  367. +CONFIG_TCP_CONG_YEAH=m
  368. +CONFIG_TCP_CONG_ILLINOIS=m
  369. +CONFIG_TCP_CONG_DCTCP=m
  370. +CONFIG_TCP_CONG_CDG=m
  371. +CONFIG_TCP_CONG_BBR=m
  372. +CONFIG_TCP_MD5SIG=y
  373. +CONFIG_IPV6_ROUTER_PREF=y
  374. +CONFIG_IPV6_ROUTE_INFO=y
  375. +CONFIG_IPV6_OPTIMISTIC_DAD=y
  376. +CONFIG_INET6_AH=m
  377. +CONFIG_INET6_ESP=m
  378. +CONFIG_INET6_IPCOMP=m
  379. +CONFIG_IPV6_MIP6=y
  380. +CONFIG_IPV6_ILA=m
  381. +CONFIG_IPV6_VTI=m
  382. +CONFIG_IPV6_SIT=m
  383. +CONFIG_IPV6_SIT_6RD=y
  384. +CONFIG_IPV6_GRE=m
  385. +CONFIG_IPV6_SUBTREES=y
  386. +CONFIG_IPV6_MROUTE=y
  387. +CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y
  388. +CONFIG_IPV6_PIMSM_V2=y
  389. +CONFIG_IPV6_SEG6_LWTUNNEL=y
  390. +CONFIG_IPV6_SEG6_HMAC=y
  391. +CONFIG_NETLABEL=y
  392. +CONFIG_NETFILTER=y
  393. +CONFIG_NF_CONNTRACK=m
  394. +CONFIG_NF_LOG_NETDEV=m
  395. +CONFIG_NF_CONNTRACK_ZONES=y
  396. +CONFIG_NF_CONNTRACK_EVENTS=y
  397. +CONFIG_NF_CONNTRACK_TIMEOUT=y
  398. +CONFIG_NF_CONNTRACK_TIMESTAMP=y
  399. +CONFIG_NF_CONNTRACK_AMANDA=m
  400. +CONFIG_NF_CONNTRACK_FTP=m
  401. +CONFIG_NF_CONNTRACK_H323=m
  402. +CONFIG_NF_CONNTRACK_IRC=m
  403. +CONFIG_NF_CONNTRACK_NETBIOS_NS=m
  404. +CONFIG_NF_CONNTRACK_SNMP=m
  405. +CONFIG_NF_CONNTRACK_PPTP=m
  406. +CONFIG_NF_CONNTRACK_SANE=m
  407. +CONFIG_NF_CONNTRACK_SIP=m
  408. +CONFIG_NF_CONNTRACK_TFTP=m
  409. +CONFIG_NF_CT_NETLINK=m
  410. +CONFIG_NF_CT_NETLINK_TIMEOUT=m
  411. +CONFIG_NF_CT_NETLINK_HELPER=m
  412. +CONFIG_NETFILTER_NETLINK_GLUE_CT=y
  413. +CONFIG_NF_TABLES=m
  414. +CONFIG_NF_TABLES_INET=y
  415. +CONFIG_NF_TABLES_NETDEV=y
  416. +CONFIG_NFT_NUMGEN=m
  417. +CONFIG_NFT_CT=m
  418. +CONFIG_NFT_FLOW_OFFLOAD=m
  419. +CONFIG_NFT_COUNTER=m
  420. +CONFIG_NFT_CONNLIMIT=m
  421. +CONFIG_NFT_LOG=m
  422. +CONFIG_NFT_LIMIT=m
  423. +CONFIG_NFT_MASQ=m
  424. +CONFIG_NFT_REDIR=m
  425. +CONFIG_NFT_NAT=m
  426. +CONFIG_NFT_TUNNEL=m
  427. +CONFIG_NFT_OBJREF=m
  428. +CONFIG_NFT_QUEUE=m
  429. +CONFIG_NFT_QUOTA=m
  430. +CONFIG_NFT_REJECT=m
  431. +CONFIG_NFT_COMPAT=m
  432. +CONFIG_NFT_HASH=m
  433. +CONFIG_NFT_FIB_INET=m
  434. +CONFIG_NFT_XFRM=m
  435. +CONFIG_NFT_SOCKET=m
  436. +CONFIG_NFT_OSF=m
  437. +CONFIG_NFT_TPROXY=m
  438. +CONFIG_NFT_DUP_NETDEV=m
  439. +CONFIG_NFT_FWD_NETDEV=m
  440. +CONFIG_NFT_FIB_NETDEV=m
  441. +CONFIG_NF_FLOW_TABLE_INET=m
  442. +CONFIG_NF_FLOW_TABLE=m
  443. +CONFIG_NETFILTER_XT_SET=m
  444. +CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
  445. +CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
  446. +CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
  447. +CONFIG_NETFILTER_XT_TARGET_CT=m
  448. +CONFIG_NETFILTER_XT_TARGET_DSCP=m
  449. +CONFIG_NETFILTER_XT_TARGET_HMARK=m
  450. +CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
  451. +CONFIG_NETFILTER_XT_TARGET_LED=m
  452. +CONFIG_NETFILTER_XT_TARGET_LOG=m
  453. +CONFIG_NETFILTER_XT_TARGET_MARK=m
  454. +CONFIG_NETFILTER_XT_TARGET_NFLOG=m
  455. +CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m
  456. +CONFIG_NETFILTER_XT_TARGET_TEE=m
  457. +CONFIG_NETFILTER_XT_TARGET_TPROXY=m
  458. +CONFIG_NETFILTER_XT_TARGET_TRACE=m
  459. +CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
  460. +CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m
  461. +CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
  462. +CONFIG_NETFILTER_XT_MATCH_BPF=m
  463. +CONFIG_NETFILTER_XT_MATCH_CGROUP=m
  464. +CONFIG_NETFILTER_XT_MATCH_CLUSTER=m
  465. +CONFIG_NETFILTER_XT_MATCH_COMMENT=m
  466. +CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
  467. +CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m
  468. +CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
  469. +CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
  470. +CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
  471. +CONFIG_NETFILTER_XT_MATCH_CPU=m
  472. +CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m
  473. +CONFIG_NETFILTER_XT_MATCH_DSCP=m
  474. +CONFIG_NETFILTER_XT_MATCH_ESP=m
  475. +CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
  476. +CONFIG_NETFILTER_XT_MATCH_HELPER=m
  477. +CONFIG_NETFILTER_XT_MATCH_IPCOMP=m
  478. +CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
  479. +CONFIG_NETFILTER_XT_MATCH_IPVS=m
  480. +CONFIG_NETFILTER_XT_MATCH_LENGTH=m
  481. +CONFIG_NETFILTER_XT_MATCH_LIMIT=m
  482. +CONFIG_NETFILTER_XT_MATCH_MAC=m
  483. +CONFIG_NETFILTER_XT_MATCH_MARK=m
  484. +CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
  485. +CONFIG_NETFILTER_XT_MATCH_NFACCT=m
  486. +CONFIG_NETFILTER_XT_MATCH_OSF=m
  487. +CONFIG_NETFILTER_XT_MATCH_OWNER=m
  488. +CONFIG_NETFILTER_XT_MATCH_POLICY=m
  489. +CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
  490. +CONFIG_NETFILTER_XT_MATCH_QUOTA=m
  491. +CONFIG_NETFILTER_XT_MATCH_RATEEST=m
  492. +CONFIG_NETFILTER_XT_MATCH_REALM=m
  493. +CONFIG_NETFILTER_XT_MATCH_RECENT=m
  494. +CONFIG_NETFILTER_XT_MATCH_SOCKET=m
  495. +CONFIG_NETFILTER_XT_MATCH_STATE=m
  496. +CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
  497. +CONFIG_NETFILTER_XT_MATCH_STRING=m
  498. +CONFIG_NETFILTER_XT_MATCH_TCPMSS=m
  499. +CONFIG_NETFILTER_XT_MATCH_TIME=m
  500. +CONFIG_NETFILTER_XT_MATCH_U32=m
  501. +CONFIG_IP_SET=m
  502. +CONFIG_IP_SET_BITMAP_IP=m
  503. +CONFIG_IP_SET_BITMAP_IPMAC=m
  504. +CONFIG_IP_SET_BITMAP_PORT=m
  505. +CONFIG_IP_SET_HASH_IP=m
  506. +CONFIG_IP_SET_HASH_IPMARK=m
  507. +CONFIG_IP_SET_HASH_IPPORT=m
  508. +CONFIG_IP_SET_HASH_IPPORTIP=m
  509. +CONFIG_IP_SET_HASH_IPPORTNET=m
  510. +CONFIG_IP_SET_HASH_IPMAC=m
  511. +CONFIG_IP_SET_HASH_MAC=m
  512. +CONFIG_IP_SET_HASH_NETPORTNET=m
  513. +CONFIG_IP_SET_HASH_NET=m
  514. +CONFIG_IP_SET_HASH_NETNET=m
  515. +CONFIG_IP_SET_HASH_NETPORT=m
  516. +CONFIG_IP_SET_HASH_NETIFACE=m
  517. +CONFIG_IP_SET_LIST_SET=m
  518. +CONFIG_IP_VS=m
  519. +CONFIG_IP_VS_IPV6=y
  520. +CONFIG_IP_VS_PROTO_TCP=y
  521. +CONFIG_IP_VS_PROTO_UDP=y
  522. +CONFIG_IP_VS_PROTO_ESP=y
  523. +CONFIG_IP_VS_PROTO_AH=y
  524. +CONFIG_IP_VS_PROTO_SCTP=y
  525. +CONFIG_IP_VS_RR=m
  526. +CONFIG_IP_VS_WRR=m
  527. +CONFIG_IP_VS_LC=m
  528. +CONFIG_IP_VS_WLC=m
  529. +CONFIG_IP_VS_FO=m
  530. +CONFIG_IP_VS_OVF=m
  531. +CONFIG_IP_VS_LBLC=m
  532. +CONFIG_IP_VS_LBLCR=m
  533. +CONFIG_IP_VS_DH=m
  534. +CONFIG_IP_VS_SH=m
  535. +CONFIG_IP_VS_MH=m
  536. +CONFIG_IP_VS_SED=m
  537. +CONFIG_IP_VS_NQ=m
  538. +CONFIG_IP_VS_FTP=m
  539. +CONFIG_IP_VS_PE_SIP=m
  540. +CONFIG_NFT_DUP_IPV4=m
  541. +CONFIG_NFT_FIB_IPV4=m
  542. +CONFIG_NF_TABLES_ARP=y
  543. +CONFIG_NF_FLOW_TABLE_IPV4=m
  544. +CONFIG_NF_LOG_ARP=m
  545. +CONFIG_NF_REJECT_IPV4=y
  546. +CONFIG_IP_NF_IPTABLES=y
  547. +CONFIG_IP_NF_MATCH_AH=m
  548. +CONFIG_IP_NF_MATCH_ECN=m
  549. +CONFIG_IP_NF_MATCH_RPFILTER=m
  550. +CONFIG_IP_NF_MATCH_TTL=m
  551. +CONFIG_IP_NF_FILTER=m
  552. +CONFIG_IP_NF_TARGET_REJECT=m
  553. +CONFIG_IP_NF_TARGET_SYNPROXY=m
  554. +CONFIG_IP_NF_NAT=m
  555. +CONFIG_IP_NF_TARGET_MASQUERADE=m
  556. +CONFIG_IP_NF_TARGET_NETMAP=m
  557. +CONFIG_IP_NF_TARGET_REDIRECT=m
  558. +CONFIG_IP_NF_MANGLE=m
  559. +CONFIG_IP_NF_TARGET_CLUSTERIP=m
  560. +CONFIG_IP_NF_TARGET_ECN=m
  561. +CONFIG_IP_NF_TARGET_TTL=m
  562. +CONFIG_IP_NF_RAW=m
  563. +CONFIG_IP_NF_SECURITY=m
  564. +CONFIG_IP_NF_ARPTABLES=m
  565. +CONFIG_IP_NF_ARPFILTER=m
  566. +CONFIG_IP_NF_ARP_MANGLE=m
  567. +CONFIG_NFT_DUP_IPV6=m
  568. +CONFIG_NFT_FIB_IPV6=m
  569. +CONFIG_NF_FLOW_TABLE_IPV6=m
  570. +CONFIG_IP6_NF_MATCH_AH=m
  571. +CONFIG_IP6_NF_MATCH_EUI64=m
  572. +CONFIG_IP6_NF_MATCH_FRAG=m
  573. +CONFIG_IP6_NF_MATCH_OPTS=m
  574. +CONFIG_IP6_NF_MATCH_HL=m
  575. +CONFIG_IP6_NF_MATCH_IPV6HEADER=m
  576. +CONFIG_IP6_NF_MATCH_MH=m
  577. +CONFIG_IP6_NF_MATCH_RPFILTER=m
  578. +CONFIG_IP6_NF_MATCH_RT=m
  579. +CONFIG_IP6_NF_MATCH_SRH=m
  580. +CONFIG_IP6_NF_TARGET_HL=m
  581. +CONFIG_IP6_NF_FILTER=m
  582. +CONFIG_IP6_NF_TARGET_REJECT=m
  583. +CONFIG_IP6_NF_TARGET_SYNPROXY=m
  584. +CONFIG_IP6_NF_MANGLE=m
  585. +CONFIG_IP6_NF_RAW=m
  586. +CONFIG_IP6_NF_SECURITY=m
  587. +CONFIG_IP6_NF_NAT=m
  588. +CONFIG_IP6_NF_TARGET_MASQUERADE=m
  589. +CONFIG_IP6_NF_TARGET_NPT=m
  590. +CONFIG_NF_TABLES_BRIDGE=m
  591. +CONFIG_NFT_BRIDGE_REJECT=m
  592. +CONFIG_NF_LOG_BRIDGE=m
  593. +CONFIG_BRIDGE_NF_EBTABLES=m
  594. +CONFIG_BRIDGE_EBT_BROUTE=m
  595. +CONFIG_BRIDGE_EBT_T_FILTER=m
  596. +CONFIG_BRIDGE_EBT_T_NAT=m
  597. +CONFIG_BRIDGE_EBT_802_3=m
  598. +CONFIG_BRIDGE_EBT_AMONG=m
  599. +CONFIG_BRIDGE_EBT_ARP=m
  600. +CONFIG_BRIDGE_EBT_IP=m
  601. +CONFIG_BRIDGE_EBT_IP6=m
  602. +CONFIG_BRIDGE_EBT_LIMIT=m
  603. +CONFIG_BRIDGE_EBT_MARK=m
  604. +CONFIG_BRIDGE_EBT_PKTTYPE=m
  605. +CONFIG_BRIDGE_EBT_STP=m
  606. +CONFIG_BRIDGE_EBT_VLAN=m
  607. +CONFIG_BRIDGE_EBT_ARPREPLY=m
  608. +CONFIG_BRIDGE_EBT_DNAT=m
  609. +CONFIG_BRIDGE_EBT_MARK_T=m
  610. +CONFIG_BRIDGE_EBT_REDIRECT=m
  611. +CONFIG_BRIDGE_EBT_SNAT=m
  612. +CONFIG_BRIDGE_EBT_LOG=m
  613. +CONFIG_BRIDGE_EBT_NFLOG=m
  614. +CONFIG_BPFILTER=y
  615. +CONFIG_IP_DCCP=m
  616. +CONFIG_SCTP_DEFAULT_COOKIE_HMAC_SHA1=y
  617. +CONFIG_SCTP_COOKIE_HMAC_MD5=y
  618. +CONFIG_RDS=m
  619. +CONFIG_RDS_TCP=m
  620. +CONFIG_TIPC=m
  621. +CONFIG_ATM=m
  622. +CONFIG_ATM_CLIP=m
  623. +CONFIG_ATM_LANE=m
  624. +CONFIG_ATM_BR2684=m
  625. +CONFIG_L2TP=m
  626. +CONFIG_L2TP_DEBUGFS=m
  627. +CONFIG_L2TP_V3=y
  628. +CONFIG_L2TP_IP=m
  629. +CONFIG_L2TP_ETH=m
  630. +CONFIG_BRIDGE=m
  631. +CONFIG_BRIDGE_VLAN_FILTERING=y
  632. +CONFIG_NET_DSA=m
  633. +CONFIG_VLAN_8021Q=m
  634. +CONFIG_VLAN_8021Q_GVRP=y
  635. +CONFIG_VLAN_8021Q_MVRP=y
  636. +CONFIG_ATALK=m
  637. +CONFIG_DEV_APPLETALK=m
  638. +CONFIG_IPDDP=m
  639. +CONFIG_IPDDP_ENCAP=y
  640. +CONFIG_6LOWPAN=m
  641. +CONFIG_6LOWPAN_GHC_EXT_HDR_HOP=m
  642. +CONFIG_6LOWPAN_GHC_UDP=m
  643. +CONFIG_6LOWPAN_GHC_ICMPV6=m
  644. +CONFIG_6LOWPAN_GHC_EXT_HDR_DEST=m
  645. +CONFIG_6LOWPAN_GHC_EXT_HDR_FRAG=m
  646. +CONFIG_6LOWPAN_GHC_EXT_HDR_ROUTE=m
  647. +CONFIG_IEEE802154=m
  648. +CONFIG_IEEE802154_6LOWPAN=m
  649. +CONFIG_MAC802154=m
  650. +CONFIG_NET_SCHED=y
  651. +CONFIG_NET_SCH_CBQ=m
  652. +CONFIG_NET_SCH_HTB=m
  653. +CONFIG_NET_SCH_HFSC=m
  654. +CONFIG_NET_SCH_ATM=m
  655. +CONFIG_NET_SCH_PRIO=m
  656. +CONFIG_NET_SCH_MULTIQ=m
  657. +CONFIG_NET_SCH_RED=m
  658. +CONFIG_NET_SCH_SFB=m
  659. +CONFIG_NET_SCH_SFQ=m
  660. +CONFIG_NET_SCH_TEQL=m
  661. +CONFIG_NET_SCH_TBF=m
  662. +CONFIG_NET_SCH_CBS=m
  663. +CONFIG_NET_SCH_GRED=m
  664. +CONFIG_NET_SCH_DSMARK=m
  665. +CONFIG_NET_SCH_NETEM=m
  666. +CONFIG_NET_SCH_DRR=m
  667. +CONFIG_NET_SCH_MQPRIO=m
  668. +CONFIG_NET_SCH_CHOKE=m
  669. +CONFIG_NET_SCH_QFQ=m
  670. +CONFIG_NET_SCH_CODEL=m
  671. +CONFIG_NET_SCH_FQ_CODEL=y
  672. +CONFIG_NET_SCH_FQ=m
  673. +CONFIG_NET_SCH_HHF=m
  674. +CONFIG_NET_SCH_PIE=m
  675. +CONFIG_NET_SCH_INGRESS=m
  676. +CONFIG_NET_SCH_PLUG=m
  677. +CONFIG_NET_CLS_BASIC=m
  678. +CONFIG_NET_CLS_TCINDEX=m
  679. +CONFIG_NET_CLS_ROUTE4=m
  680. +CONFIG_NET_CLS_FW=m
  681. +CONFIG_NET_CLS_U32=m
  682. +CONFIG_CLS_U32_PERF=y
  683. +CONFIG_CLS_U32_MARK=y
  684. +CONFIG_NET_CLS_RSVP=m
  685. +CONFIG_NET_CLS_RSVP6=m
  686. +CONFIG_NET_CLS_FLOW=m
  687. +CONFIG_NET_CLS_CGROUP=y
  688. +CONFIG_NET_CLS_BPF=m
  689. +CONFIG_NET_CLS_FLOWER=m
  690. +CONFIG_NET_CLS_MATCHALL=m
  691. +CONFIG_NET_EMATCH=y
  692. +CONFIG_NET_EMATCH_CMP=m
  693. +CONFIG_NET_EMATCH_NBYTE=m
  694. +CONFIG_NET_EMATCH_U32=m
  695. +CONFIG_NET_EMATCH_META=m
  696. +CONFIG_NET_EMATCH_TEXT=m
  697. +CONFIG_NET_EMATCH_CANID=m
  698. +CONFIG_NET_EMATCH_IPSET=m
  699. +CONFIG_NET_EMATCH_IPT=m
  700. +CONFIG_NET_CLS_ACT=y
  701. +CONFIG_NET_ACT_POLICE=m
  702. +CONFIG_NET_ACT_GACT=m
  703. +CONFIG_GACT_PROB=y
  704. +CONFIG_NET_ACT_MIRRED=m
  705. +CONFIG_NET_ACT_SAMPLE=m
  706. +CONFIG_NET_ACT_IPT=m
  707. +CONFIG_NET_ACT_NAT=m
  708. +CONFIG_NET_ACT_PEDIT=m
  709. +CONFIG_NET_ACT_SIMP=m
  710. +CONFIG_NET_ACT_SKBEDIT=m
  711. +CONFIG_NET_ACT_CSUM=m
  712. +CONFIG_NET_ACT_VLAN=m
  713. +CONFIG_NET_ACT_BPF=m
  714. +CONFIG_NET_ACT_CONNMARK=m
  715. +CONFIG_NET_ACT_SKBMOD=m
  716. +CONFIG_NET_ACT_IFE=m
  717. +CONFIG_NET_ACT_TUNNEL_KEY=m
  718. +CONFIG_NET_IFE_SKBMARK=m
  719. +CONFIG_NET_IFE_SKBPRIO=m
  720. +CONFIG_NET_IFE_SKBTCINDEX=m
  721. +CONFIG_DCB=y
  722. +CONFIG_BATMAN_ADV=m
  723. +# CONFIG_BATMAN_ADV_BATMAN_V is not set
  724. +CONFIG_BATMAN_ADV_NC=y
  725. +CONFIG_BATMAN_ADV_DEBUGFS=y
  726. +CONFIG_OPENVSWITCH=m
  727. +CONFIG_VSOCKETS=m
  728. +CONFIG_VIRTIO_VSOCKETS=m
  729. +CONFIG_NETLINK_DIAG=m
  730. +CONFIG_MPLS_ROUTING=m
  731. +CONFIG_CGROUP_NET_PRIO=y
  732. +CONFIG_BPF_JIT=y
  733. +CONFIG_BPF_STREAM_PARSER=y
  734. +CONFIG_NET_PKTGEN=m
  735. +CONFIG_HAMRADIO=y
  736. +CONFIG_AX25=m
  737. +CONFIG_NETROM=m
  738. +CONFIG_ROSE=m
  739. +CONFIG_MKISS=m
  740. +CONFIG_6PACK=m
  741. +CONFIG_BPQETHER=m
  742. +CONFIG_BAYCOM_SER_FDX=m
  743. +CONFIG_BAYCOM_SER_HDX=m
  744. +CONFIG_YAM=m
  745. +CONFIG_CAN=m
  746. +CONFIG_CAN_VCAN=m
  747. +CONFIG_CAN_VXCAN=m
  748. +CONFIG_CAN_SLCAN=m
  749. +CONFIG_CAN_C_CAN=m
  750. +CONFIG_CAN_C_CAN_PLATFORM=m
  751. +CONFIG_CAN_C_CAN_PCI=m
  752. +CONFIG_CAN_CC770=m
  753. +CONFIG_CAN_CC770_PLATFORM=m
  754. +CONFIG_CAN_M_CAN=m
  755. +CONFIG_CAN_SJA1000=m
  756. +CONFIG_CAN_EMS_PCI=m
  757. +CONFIG_CAN_KVASER_PCI=m
  758. +CONFIG_CAN_PEAK_PCI=m
  759. +CONFIG_CAN_PLX_PCI=m
  760. +CONFIG_CAN_SJA1000_PLATFORM=m
  761. +CONFIG_CAN_SOFTING=m
  762. +CONFIG_CAN_8DEV_USB=m
  763. +CONFIG_CAN_EMS_USB=m
  764. +CONFIG_CAN_ESD_USB2=m
  765. +CONFIG_CAN_GS_USB=m
  766. +CONFIG_CAN_KVASER_USB=m
  767. +CONFIG_CAN_PEAK_USB=m
  768. +CONFIG_BT=m
  769. +CONFIG_BT_RFCOMM=m
  770. +CONFIG_BT_RFCOMM_TTY=y
  771. +CONFIG_BT_BNEP=m
  772. +CONFIG_BT_BNEP_MC_FILTER=y
  773. +CONFIG_BT_BNEP_PROTO_FILTER=y
  774. +CONFIG_BT_HIDP=m
  775. +CONFIG_BT_6LOWPAN=m
  776. +CONFIG_BT_HCIBTUSB=m
  777. +CONFIG_BT_HCIBTSDIO=m
  778. +CONFIG_BT_HCIUART=m
  779. +CONFIG_BT_HCIUART_BCSP=y
  780. +CONFIG_BT_HCIUART_ATH3K=y
  781. +CONFIG_BT_HCIUART_LL=y
  782. +CONFIG_BT_HCIUART_3WIRE=y
  783. +CONFIG_BT_HCIUART_INTEL=y
  784. +CONFIG_BT_HCIUART_BCM=y
  785. +CONFIG_BT_HCIUART_QCA=y
  786. +CONFIG_BT_HCIUART_MRVL=y
  787. +CONFIG_BT_HCIBCM203X=m
  788. +CONFIG_BT_HCIBPA10X=m
  789. +CONFIG_BT_HCIBFUSB=m
  790. +CONFIG_BT_HCIVHCI=m
  791. +CONFIG_BT_MRVL=m
  792. +CONFIG_BT_MRVL_SDIO=m
  793. +CONFIG_BT_ATH3K=m
  794. +CONFIG_CFG80211=m
  795. +CONFIG_CFG80211_CERTIFICATION_ONUS=y
  796. +# CONFIG_CFG80211_REQUIRE_SIGNED_REGDB is not set
  797. +CONFIG_CFG80211_DEBUGFS=y
  798. +CONFIG_MAC80211=m
  799. +CONFIG_MAC80211_MESH=y
  800. +CONFIG_RFKILL=m
  801. +CONFIG_RFKILL_INPUT=y
  802. +CONFIG_RFKILL_GPIO=m
  803. +CONFIG_NET_9P=m
  804. +CONFIG_NET_9P_VIRTIO=m
  805. +CONFIG_NFC=m
  806. +CONFIG_NFC_DIGITAL=m
  807. +CONFIG_NFC_NCI=m
  808. +CONFIG_NFC_HCI=m
  809. +CONFIG_NFC_SHDLC=y
  810. +CONFIG_NFC_SIM=m
  811. +CONFIG_NFC_PORT100=m
  812. +CONFIG_NFC_PN544_I2C=m
  813. +CONFIG_NFC_MICROREAD_I2C=m
  814. +CONFIG_NFC_MRVL_USB=m
  815. +CONFIG_NFC_ST21NFCA_I2C=m
  816. +CONFIG_PCI=y
  817. +CONFIG_PCIEPORTBUS=y
  818. +CONFIG_HOTPLUG_PCI_PCIE=y
  819. +CONFIG_PCIEAER_INJECT=m
  820. +CONFIG_PCIE_ECRC=y
  821. +CONFIG_PCI_STUB=y
  822. +CONFIG_PCI_IOV=y
  823. +CONFIG_PCI_PRI=y
  824. +CONFIG_PCI_PASID=y
  825. +CONFIG_HOTPLUG_PCI=y
  826. +CONFIG_HOTPLUG_PCI_ACPI=y
  827. +CONFIG_PCI_HOST_GENERIC=y
  828. +CONFIG_PCI_XGENE=y
  829. +CONFIG_PCIE_ROCKCHIP_HOST=y
  830. +CONFIG_PCIE_DW_PLAT_HOST=y
  831. +CONFIG_PCI_HISI=y
  832. +CONFIG_DEVTMPFS=y
  833. +CONFIG_DEVTMPFS_MOUNT=y
  834. +CONFIG_DEBUG_DEVRES=y
  835. +CONFIG_SIMPLE_PM_BUS=y
  836. +CONFIG_VEXPRESS_CONFIG=y
  837. +CONFIG_CONNECTOR=y
  838. +CONFIG_MTD=y
  839. +CONFIG_MTD_OF_PARTS=m
  840. +CONFIG_MTD_BLOCK=m
  841. +CONFIG_MTD_CFI=m
  842. +CONFIG_MTD_CFI_INTELEXT=m
  843. +CONFIG_MTD_CFI_AMDSTD=m
  844. +CONFIG_MTD_CFI_STAA=m
  845. +CONFIG_MTD_PHYSMAP=m
  846. +CONFIG_MTD_PHYSMAP_OF=y
  847. +CONFIG_MTD_RAW_NAND=y
  848. +CONFIG_MTD_SPI_NOR=y
  849. +CONFIG_MTD_UBI=m
  850. +CONFIG_BLK_DEV_NULL_BLK=m
  851. +CONFIG_ZRAM=m
  852. +CONFIG_BLK_DEV_UMEM=m
  853. +CONFIG_BLK_DEV_LOOP=m
  854. +CONFIG_BLK_DEV_LOOP_MIN_COUNT=0
  855. +CONFIG_BLK_DEV_DRBD=m
  856. +CONFIG_BLK_DEV_NBD=m
  857. +CONFIG_BLK_DEV_SKD=m
  858. +CONFIG_BLK_DEV_SX8=m
  859. +CONFIG_BLK_DEV_RAM=m
  860. +CONFIG_BLK_DEV_RAM_SIZE=16384
  861. +CONFIG_CDROM_PKTCDVD=m
  862. +CONFIG_ATA_OVER_ETH=m
  863. +CONFIG_VIRTIO_BLK=m
  864. +CONFIG_BLK_DEV_RBD=m
  865. +CONFIG_BLK_DEV_NVME=m
  866. +CONFIG_NVME_MULTIPATH=y
  867. +CONFIG_TIFM_7XX1=m
  868. +CONFIG_ENCLOSURE_SERVICES=m
  869. +CONFIG_APDS9802ALS=m
  870. +CONFIG_ISL29003=m
  871. +CONFIG_ISL29020=m
  872. +CONFIG_SENSORS_TSL2550=m
  873. +CONFIG_SENSORS_BH1770=m
  874. +CONFIG_SENSORS_APDS990X=m
  875. +CONFIG_SRAM=y
  876. +CONFIG_EEPROM_AT24=m
  877. +CONFIG_EEPROM_LEGACY=m
  878. +CONFIG_EEPROM_MAX6875=m
  879. +CONFIG_SENSORS_LIS3_I2C=m
  880. +CONFIG_ECHO=m
  881. +CONFIG_RAID_ATTRS=m
  882. +CONFIG_BLK_DEV_SD=y
  883. +CONFIG_CHR_DEV_ST=m
  884. +CONFIG_BLK_DEV_SR=y
  885. +CONFIG_CHR_DEV_SG=y
  886. +CONFIG_CHR_DEV_SCH=m
  887. +CONFIG_SCSI_ENCLOSURE=m
  888. +CONFIG_SCSI_CONSTANTS=y
  889. +CONFIG_SCSI_LOGGING=y
  890. +CONFIG_SCSI_SCAN_ASYNC=y
  891. +CONFIG_SCSI_FC_ATTRS=m
  892. +CONFIG_SCSI_SAS_ATA=y
  893. +CONFIG_SCSI_SRP_ATTRS=m
  894. +CONFIG_ISCSI_TCP=m
  895. +CONFIG_SCSI_BNX2_ISCSI=m
  896. +CONFIG_SCSI_BNX2X_FCOE=m
  897. +CONFIG_BE2ISCSI=m
  898. +CONFIG_SCSI_HPSA=m
  899. +CONFIG_SCSI_MVSAS=m
  900. +# CONFIG_SCSI_MVSAS_DEBUG is not set
  901. +CONFIG_SCSI_MVSAS_TASKLET=y
  902. +CONFIG_SCSI_MVUMI=m
  903. +CONFIG_SCSI_ARCMSR=m
  904. +CONFIG_SCSI_ESAS2R=m
  905. +CONFIG_MEGARAID_NEWGEN=y
  906. +CONFIG_MEGARAID_MM=m
  907. +CONFIG_MEGARAID_MAILBOX=m
  908. +CONFIG_MEGARAID_LEGACY=m
  909. +CONFIG_MEGARAID_SAS=m
  910. +CONFIG_SCSI_UFSHCD=y
  911. +CONFIG_SCSI_UFSHCD_PCI=m
  912. +CONFIG_SCSI_UFSHCD_PLATFORM=y
  913. +CONFIG_SCSI_HPTIOP=m
  914. +CONFIG_LIBFC=m
  915. +CONFIG_LIBFCOE=m
  916. +CONFIG_FCOE=m
  917. +CONFIG_SCSI_SNIC=m
  918. +CONFIG_SCSI_DMX3191D=m
  919. +CONFIG_SCSI_INITIO=m
  920. +CONFIG_SCSI_INIA100=m
  921. +CONFIG_SCSI_STEX=m
  922. +CONFIG_SCSI_SYM53C8XX_2=m
  923. +CONFIG_SCSI_IPR=m
  924. +CONFIG_SCSI_QLOGIC_1280=m
  925. +CONFIG_SCSI_QLA_FC=m
  926. +CONFIG_TCM_QLA2XXX=m
  927. +CONFIG_SCSI_QLA_ISCSI=m
  928. +CONFIG_SCSI_DC395x=m
  929. +CONFIG_SCSI_AM53C974=m
  930. +CONFIG_SCSI_WD719X=m
  931. +CONFIG_SCSI_DEBUG=m
  932. +CONFIG_SCSI_PMCRAID=m
  933. +CONFIG_SCSI_VIRTIO=y
  934. +CONFIG_SCSI_CHELSIO_FCOE=m
  935. +CONFIG_SCSI_DH=y
  936. +CONFIG_SCSI_DH_RDAC=m
  937. +CONFIG_SCSI_DH_HP_SW=m
  938. +CONFIG_SCSI_DH_EMC=m
  939. +CONFIG_SCSI_DH_ALUA=m
  940. +CONFIG_ATA=y
  941. +CONFIG_SATA_AHCI=y
  942. +CONFIG_SATA_AHCI_PLATFORM=y
  943. +CONFIG_AHCI_XGENE=y
  944. +CONFIG_SATA_INIC162X=m
  945. +CONFIG_SATA_ACARD_AHCI=m
  946. +CONFIG_SATA_SIL24=y
  947. +CONFIG_PDC_ADMA=m
  948. +CONFIG_SATA_QSTOR=m
  949. +CONFIG_SATA_SX4=m
  950. +CONFIG_ATA_PIIX=y
  951. +CONFIG_SATA_MV=m
  952. +CONFIG_SATA_NV=m
  953. +CONFIG_SATA_PROMISE=m
  954. +CONFIG_SATA_SIL=m
  955. +CONFIG_SATA_SIS=m
  956. +CONFIG_SATA_SVW=m
  957. +CONFIG_SATA_ULI=m
  958. +CONFIG_SATA_VIA=m
  959. +CONFIG_SATA_VITESSE=m
  960. +CONFIG_PATA_ALI=m
  961. +CONFIG_PATA_AMD=m
  962. +CONFIG_PATA_ARTOP=m
  963. +CONFIG_PATA_ATIIXP=m
  964. +CONFIG_PATA_ATP867X=m
  965. +CONFIG_PATA_CMD64X=m
  966. +CONFIG_PATA_CYPRESS=m
  967. +CONFIG_PATA_EFAR=m
  968. +CONFIG_PATA_HPT366=m
  969. +CONFIG_PATA_HPT37X=m
  970. +CONFIG_PATA_HPT3X2N=m
  971. +CONFIG_PATA_HPT3X3=m
  972. +CONFIG_PATA_IT8213=m
  973. +CONFIG_PATA_IT821X=m
  974. +CONFIG_PATA_JMICRON=m
  975. +CONFIG_PATA_MARVELL=m
  976. +CONFIG_PATA_NETCELL=m
  977. +CONFIG_PATA_NINJA32=m
  978. +CONFIG_PATA_NS87415=m
  979. +CONFIG_PATA_OLDPIIX=m
  980. +CONFIG_PATA_OPTIDMA=m
  981. +CONFIG_PATA_PDC2027X=m
  982. +CONFIG_PATA_PDC_OLD=m
  983. +CONFIG_PATA_RDC=m
  984. +CONFIG_PATA_SCH=m
  985. +CONFIG_PATA_SERVERWORKS=m
  986. +CONFIG_PATA_SIL680=m
  987. +CONFIG_PATA_TOSHIBA=m
  988. +CONFIG_PATA_TRIFLEX=m
  989. +CONFIG_PATA_VIA=m
  990. +CONFIG_PATA_WINBOND=m
  991. +CONFIG_PATA_CMD640_PCI=m
  992. +CONFIG_PATA_MPIIX=m
  993. +CONFIG_PATA_NS87410=m
  994. +CONFIG_PATA_OPTI=m
  995. +CONFIG_PATA_PLATFORM=y
  996. +CONFIG_PATA_OF_PLATFORM=y
  997. +CONFIG_ATA_GENERIC=m
  998. +CONFIG_MD=y
  999. +CONFIG_BLK_DEV_MD=y
  1000. +CONFIG_MD_LINEAR=m
  1001. +CONFIG_MD_MULTIPATH=m
  1002. +CONFIG_MD_FAULTY=m
  1003. +CONFIG_MD_CLUSTER=m
  1004. +CONFIG_BCACHE=m
  1005. +CONFIG_BLK_DEV_DM=y
  1006. +CONFIG_DM_DEBUG=y
  1007. +CONFIG_DM_CRYPT=m
  1008. +CONFIG_DM_SNAPSHOT=y
  1009. +CONFIG_DM_THIN_PROVISIONING=m
  1010. +CONFIG_DM_CACHE=m
  1011. +CONFIG_DM_WRITECACHE=m
  1012. +CONFIG_DM_MIRROR=y
  1013. +CONFIG_DM_LOG_USERSPACE=m
  1014. +CONFIG_DM_RAID=m
  1015. +CONFIG_DM_ZERO=y
  1016. +CONFIG_DM_MULTIPATH=m
  1017. +CONFIG_DM_MULTIPATH_QL=m
  1018. +CONFIG_DM_MULTIPATH_ST=m
  1019. +CONFIG_DM_DELAY=m
  1020. +CONFIG_DM_DUST=m
  1021. +CONFIG_DM_INIT=y
  1022. +CONFIG_DM_UEVENT=y
  1023. +CONFIG_DM_FLAKEY=m
  1024. +CONFIG_DM_VERITY=m
  1025. +CONFIG_DM_VERITY_FEC=y
  1026. +CONFIG_DM_SWITCH=m
  1027. +CONFIG_DM_LOG_WRITES=m
  1028. +CONFIG_DM_INTEGRITY=m
  1029. +CONFIG_DM_ZONED=m
  1030. +CONFIG_TARGET_CORE=m
  1031. +CONFIG_TCM_IBLOCK=m
  1032. +CONFIG_TCM_FILEIO=m
  1033. +CONFIG_TCM_PSCSI=m
  1034. +CONFIG_TCM_USER2=m
  1035. +CONFIG_LOOPBACK_TARGET=m
  1036. +CONFIG_TCM_FC=m
  1037. +CONFIG_ISCSI_TARGET=m
  1038. +CONFIG_FIREWIRE_NOSY=m
  1039. +CONFIG_BONDING=m
  1040. +CONFIG_DUMMY=m
  1041. +CONFIG_WIREGUARD=m
  1042. +CONFIG_EQUALIZER=m
  1043. +CONFIG_NET_FC=y
  1044. +CONFIG_IFB=m
  1045. +CONFIG_NET_TEAM=m
  1046. +CONFIG_NET_TEAM_MODE_BROADCAST=m
  1047. +CONFIG_NET_TEAM_MODE_ROUNDROBIN=m
  1048. +CONFIG_NET_TEAM_MODE_RANDOM=m
  1049. +CONFIG_NET_TEAM_MODE_ACTIVEBACKUP=m
  1050. +CONFIG_NET_TEAM_MODE_LOADBALANCE=m
  1051. +CONFIG_MACVLAN=m
  1052. +CONFIG_MACVTAP=m
  1053. +CONFIG_IPVLAN=m
  1054. +CONFIG_IPVTAP=m
  1055. +CONFIG_VXLAN=m
  1056. +CONFIG_GENEVE=m
  1057. +CONFIG_NETCONSOLE=m
  1058. +CONFIG_NETCONSOLE_DYNAMIC=y
  1059. +CONFIG_TUN=m
  1060. +CONFIG_VETH=m
  1061. +CONFIG_VIRTIO_NET=m
  1062. +CONFIG_NLMON=m
  1063. +CONFIG_NET_VRF=m
  1064. +# CONFIG_ATM_DRIVERS is not set
  1065. +CONFIG_NET_DSA_BCM_SF2=m
  1066. +CONFIG_NET_DSA_MV88E6060=m
  1067. +CONFIG_NET_DSA_MV88E6XXX=m
  1068. +CONFIG_NET_DSA_MV88E6XXX_PTP=y
  1069. +CONFIG_NET_DSA_QCA8K=m
  1070. +# CONFIG_NET_VENDOR_3COM is not set
  1071. +# CONFIG_NET_VENDOR_ADAPTEC is not set
  1072. +CONFIG_ET131X=m
  1073. +CONFIG_ACENIC=m
  1074. +CONFIG_ALTERA_TSE=m
  1075. +CONFIG_AMD8111_ETH=m
  1076. +CONFIG_PCNET32=m
  1077. +CONFIG_AMD_XGBE=m
  1078. +CONFIG_AQTION=m
  1079. +CONFIG_ATL2=m
  1080. +CONFIG_ATL1=m
  1081. +CONFIG_ATL1E=m
  1082. +CONFIG_ATL1C=m
  1083. +CONFIG_ALX=m
  1084. +# CONFIG_NET_VENDOR_AURORA is not set
  1085. +CONFIG_B44=m
  1086. +CONFIG_BCMGENET=m
  1087. +CONFIG_TIGON3=m
  1088. +CONFIG_BNX2X=m
  1089. +# CONFIG_NET_VENDOR_BROCADE is not set
  1090. +CONFIG_MACB=m
  1091. +# CONFIG_NET_VENDOR_CAVIUM is not set
  1092. +# CONFIG_NET_VENDOR_CHELSIO is not set
  1093. +# CONFIG_NET_VENDOR_CISCO is not set
  1094. +CONFIG_DNET=m
  1095. +# CONFIG_NET_VENDOR_DEC is not set
  1096. +CONFIG_DL2K=m
  1097. +CONFIG_SUNDANCE=m
  1098. +# CONFIG_NET_VENDOR_EMULEX is not set
  1099. +# CONFIG_NET_VENDOR_EZCHIP is not set
  1100. +CONFIG_HIX5HD2_GMAC=m
  1101. +CONFIG_HIP04_ETH=m
  1102. +CONFIG_HNS_DSAF=m
  1103. +CONFIG_HNS_ENET=m
  1104. +# CONFIG_NET_VENDOR_I825XX is not set
  1105. +CONFIG_E100=m
  1106. +CONFIG_E1000=m
  1107. +CONFIG_E1000E=m
  1108. +CONFIG_IGB=m
  1109. +CONFIG_IGBVF=m
  1110. +CONFIG_IXGB=m
  1111. +CONFIG_IXGBE=m
  1112. +CONFIG_IXGBE_DCB=y
  1113. +CONFIG_IXGBEVF=m
  1114. +CONFIG_I40E=m
  1115. +CONFIG_I40EVF=m
  1116. +CONFIG_FM10K=m
  1117. +CONFIG_JME=m
  1118. +CONFIG_MVMDIO=m
  1119. +CONFIG_SKGE=m
  1120. +CONFIG_SKGE_GENESIS=y
  1121. +CONFIG_SKY2=m
  1122. +CONFIG_MLX4_EN=m
  1123. +CONFIG_KSZ884X_PCI=m
  1124. +CONFIG_MYRI10GE=m
  1125. +CONFIG_FEALNX=m
  1126. +CONFIG_NATSEMI=m
  1127. +CONFIG_NS83820=m
  1128. +CONFIG_NE2K_PCI=m
  1129. +CONFIG_FORCEDETH=m
  1130. +CONFIG_ETHOC=m
  1131. +CONFIG_HAMACHI=m
  1132. +CONFIG_YELLOWFIN=m
  1133. +# CONFIG_NET_VENDOR_QLOGIC is not set
  1134. +# CONFIG_NET_VENDOR_QUALCOMM is not set
  1135. +CONFIG_R6040=m
  1136. +CONFIG_8139CP=m
  1137. +CONFIG_8139TOO=m
  1138. +# CONFIG_8139TOO_PIO is not set
  1139. +CONFIG_8139TOO_8129=y
  1140. +CONFIG_R8169=m
  1141. +# CONFIG_NET_VENDOR_RENESAS is not set
  1142. +CONFIG_ROCKER=m
  1143. +# CONFIG_NET_VENDOR_SAMSUNG is not set
  1144. +# CONFIG_NET_VENDOR_SEEQ is not set
  1145. +CONFIG_SC92031=m
  1146. +CONFIG_SIS900=m
  1147. +CONFIG_SIS190=m
  1148. +CONFIG_SMC91X=m
  1149. +CONFIG_EPIC100=m
  1150. +CONFIG_SMSC911X=m
  1151. +CONFIG_SMSC9420=m
  1152. +CONFIG_STMMAC_ETH=m
  1153. +CONFIG_DWMAC_DWC_QOS_ETH=m
  1154. +# CONFIG_NET_VENDOR_SUN is not set
  1155. +CONFIG_TEHUTI=m
  1156. +CONFIG_VIA_RHINE=m
  1157. +CONFIG_VIA_RHINE_MMIO=y
  1158. +CONFIG_VIA_VELOCITY=m
  1159. +# CONFIG_NET_VENDOR_WIZNET is not set
  1160. +CONFIG_NET_SB1000=y
  1161. +CONFIG_MDIO_BITBANG=m
  1162. +CONFIG_MDIO_BUS_MUX_GPIO=m
  1163. +CONFIG_MDIO_BUS_MUX_MMIOREG=m
  1164. +CONFIG_PHYLIB=y
  1165. +CONFIG_LED_TRIGGER_PHY=y
  1166. +CONFIG_SFP=m
  1167. +CONFIG_AMD_PHY=m
  1168. +CONFIG_BCM87XX_PHY=m
  1169. +CONFIG_BROADCOM_PHY=m
  1170. +CONFIG_CICADA_PHY=m
  1171. +CONFIG_DAVICOM_PHY=m
  1172. +CONFIG_DP83848_PHY=m
  1173. +CONFIG_DP83867_PHY=m
  1174. +CONFIG_ICPLUS_PHY=m
  1175. +CONFIG_LSI_ET1011C_PHY=m
  1176. +CONFIG_LXT_PHY=m
  1177. +CONFIG_MARVELL_10G_PHY=m
  1178. +CONFIG_MICREL_PHY=m
  1179. +CONFIG_NATIONAL_PHY=m
  1180. +CONFIG_AT803X_PHY=m
  1181. +CONFIG_QSEMI_PHY=m
  1182. +CONFIG_ROCKCHIP_PHY=y
  1183. +CONFIG_STE10XP=m
  1184. +CONFIG_VITESSE_PHY=m
  1185. +CONFIG_PPP=m
  1186. +CONFIG_PPP_BSDCOMP=m
  1187. +CONFIG_PPP_DEFLATE=m
  1188. +CONFIG_PPP_FILTER=y
  1189. +CONFIG_PPP_MPPE=m
  1190. +CONFIG_PPP_MULTILINK=y
  1191. +CONFIG_PPPOATM=m
  1192. +CONFIG_PPPOE=m
  1193. +CONFIG_PPTP=m
  1194. +CONFIG_PPPOL2TP=m
  1195. +CONFIG_PPP_ASYNC=m
  1196. +CONFIG_PPP_SYNC_TTY=m
  1197. +CONFIG_SLIP=m
  1198. +CONFIG_SLIP_COMPRESSED=y
  1199. +CONFIG_SLIP_SMART=y
  1200. +CONFIG_USB_CATC=m
  1201. +CONFIG_USB_KAWETH=m
  1202. +CONFIG_USB_PEGASUS=m
  1203. +CONFIG_USB_RTL8150=m
  1204. +CONFIG_USB_RTL8152=m
  1205. +CONFIG_USB_LAN78XX=m
  1206. +CONFIG_USB_NET_CDC_EEM=m
  1207. +CONFIG_USB_NET_HUAWEI_CDC_NCM=m
  1208. +CONFIG_USB_NET_CDC_MBIM=m
  1209. +CONFIG_USB_NET_DM9601=m
  1210. +CONFIG_USB_NET_SR9700=m
  1211. +CONFIG_USB_NET_SR9800=m
  1212. +CONFIG_USB_NET_SMSC75XX=m
  1213. +CONFIG_USB_NET_SMSC95XX=m
  1214. +CONFIG_USB_NET_GL620A=m
  1215. +CONFIG_USB_NET_PLUSB=m
  1216. +CONFIG_USB_NET_MCS7830=m
  1217. +CONFIG_USB_ALI_M5632=y
  1218. +CONFIG_USB_AN2720=y
  1219. +CONFIG_USB_EPSON2888=y
  1220. +CONFIG_USB_KC2190=y
  1221. +CONFIG_USB_NET_CX82310_ETH=m
  1222. +CONFIG_USB_NET_KALMIA=m
  1223. +CONFIG_USB_NET_QMI_WWAN=m
  1224. +CONFIG_USB_HSO=m
  1225. +CONFIG_USB_NET_INT51X1=m
  1226. +CONFIG_USB_IPHETH=m
  1227. +CONFIG_USB_SIERRA_NET=m
  1228. +CONFIG_USB_VL600=m
  1229. +CONFIG_USB_NET_CH9200=m
  1230. +CONFIG_ADM8211=m
  1231. +CONFIG_ATH5K=m
  1232. +CONFIG_ATH5K_DEBUG=y
  1233. +CONFIG_ATH9K=m
  1234. +CONFIG_ATH9K_AHB=y
  1235. +CONFIG_ATH9K_DEBUGFS=y
  1236. +CONFIG_ATH9K_HTC=m
  1237. +CONFIG_ATH9K_HWRNG=y
  1238. +CONFIG_ATH9K_COMMON_SPECTRAL=y
  1239. +CONFIG_CARL9170=m
  1240. +CONFIG_ATH6KL=m
  1241. +CONFIG_ATH6KL_SDIO=m
  1242. +CONFIG_ATH6KL_USB=m
  1243. +CONFIG_ATH6KL_DEBUG=y
  1244. +CONFIG_AR5523=m
  1245. +CONFIG_WIL6210=m
  1246. +CONFIG_ATH10K=m
  1247. +CONFIG_ATH10K_PCI=m
  1248. +CONFIG_ATH10K_DEBUGFS=y
  1249. +CONFIG_WCN36XX=m
  1250. +CONFIG_ATMEL=m
  1251. +CONFIG_PCI_ATMEL=m
  1252. +CONFIG_AT76C50X_USB=m
  1253. +CONFIG_B43=m
  1254. +CONFIG_B43_SDIO=y
  1255. +CONFIG_B43_DEBUG=y
  1256. +CONFIG_B43LEGACY=m
  1257. +CONFIG_BRCMSMAC=m
  1258. +CONFIG_BRCMFMAC=m
  1259. +CONFIG_BRCMFMAC_USB=y
  1260. +CONFIG_BRCMFMAC_PCIE=y
  1261. +CONFIG_BRCM_TRACING=y
  1262. +CONFIG_BRCMDBG=y
  1263. +CONFIG_IPW2100=m
  1264. +CONFIG_IPW2100_MONITOR=y
  1265. +CONFIG_IPW2200=m
  1266. +CONFIG_IPW2200_MONITOR=y
  1267. +CONFIG_IPW2200_PROMISCUOUS=y
  1268. +CONFIG_IPW2200_QOS=y
  1269. +CONFIG_IWL4965=m
  1270. +CONFIG_IWL3945=m
  1271. +CONFIG_IWLEGACY_DEBUG=y
  1272. +CONFIG_IWLEGACY_DEBUGFS=y
  1273. +CONFIG_IWLWIFI=m
  1274. +CONFIG_IWLDVM=m
  1275. +CONFIG_IWLMVM=m
  1276. +CONFIG_IWLWIFI_DEBUG=y
  1277. +CONFIG_IWLWIFI_DEBUGFS=y
  1278. +CONFIG_HOSTAP=m
  1279. +CONFIG_HOSTAP_FIRMWARE=y
  1280. +CONFIG_HOSTAP_PLX=m
  1281. +CONFIG_HOSTAP_PCI=m
  1282. +CONFIG_HERMES=m
  1283. +CONFIG_HERMES_PRISM=y
  1284. +CONFIG_PLX_HERMES=m
  1285. +CONFIG_TMD_HERMES=m
  1286. +CONFIG_NORTEL_HERMES=m
  1287. +CONFIG_PCI_HERMES=m
  1288. +CONFIG_ORINOCO_USB=m
  1289. +CONFIG_P54_COMMON=m
  1290. +CONFIG_P54_USB=m
  1291. +CONFIG_P54_PCI=m
  1292. +CONFIG_PRISM54=m
  1293. +CONFIG_LIBERTAS=m
  1294. +CONFIG_LIBERTAS_USB=m
  1295. +CONFIG_LIBERTAS_SDIO=m
  1296. +CONFIG_LIBERTAS_MESH=y
  1297. +CONFIG_LIBERTAS_THINFIRM=m
  1298. +CONFIG_LIBERTAS_THINFIRM_USB=m
  1299. +CONFIG_MWIFIEX=m
  1300. +CONFIG_MWIFIEX_SDIO=m
  1301. +CONFIG_MWIFIEX_PCIE=m
  1302. +CONFIG_MWIFIEX_USB=m
  1303. +CONFIG_MWL8K=m
  1304. +CONFIG_MT7601U=m
  1305. +CONFIG_RT2X00=m
  1306. +CONFIG_RT2400PCI=m
  1307. +CONFIG_RT2500PCI=m
  1308. +CONFIG_RT61PCI=m
  1309. +CONFIG_RT2800PCI=m
  1310. +CONFIG_RT2500USB=m
  1311. +CONFIG_RT73USB=m
  1312. +CONFIG_RT2800USB=m
  1313. +CONFIG_RT2800USB_RT3573=y
  1314. +CONFIG_RT2800USB_RT53XX=y
  1315. +CONFIG_RT2800USB_RT55XX=y
  1316. +CONFIG_RT2800USB_UNKNOWN=y
  1317. +CONFIG_RT2X00_LIB_DEBUGFS=y
  1318. +CONFIG_RTL8180=m
  1319. +CONFIG_RTL8187=m
  1320. +CONFIG_RTL8192CE=m
  1321. +CONFIG_RTL8192SE=m
  1322. +CONFIG_RTL8192DE=m
  1323. +CONFIG_RTL8723AE=m
  1324. +CONFIG_RTL8723BE=m
  1325. +CONFIG_RTL8188EE=m
  1326. +CONFIG_RTL8192EE=m
  1327. +CONFIG_RTL8821AE=m
  1328. +CONFIG_RTL8192CU=m
  1329. +CONFIG_RTL8XXXU=m
  1330. +CONFIG_RSI_91X=m
  1331. +CONFIG_CW1200=m
  1332. +CONFIG_CW1200_WLAN_SDIO=m
  1333. +CONFIG_WL1251=m
  1334. +CONFIG_WL1251_SPI=m
  1335. +CONFIG_WL1251_SDIO=m
  1336. +CONFIG_WL12XX=m
  1337. +CONFIG_WL18XX=m
  1338. +CONFIG_WLCORE_SPI=m
  1339. +CONFIG_WLCORE_SDIO=m
  1340. +CONFIG_USB_ZD1201=m
  1341. +CONFIG_ZD1211RW=m
  1342. +CONFIG_QTNFMAC_PCIE=m
  1343. +CONFIG_MAC80211_HWSIM=m
  1344. +CONFIG_USB_NET_RNDIS_WLAN=m
  1345. +CONFIG_IEEE802154_FAKELB=m
  1346. +CONFIG_IEEE802154_ATUSB=m
  1347. +CONFIG_INPUT_SPARSEKMAP=m
  1348. +CONFIG_INPUT_MOUSEDEV=y
  1349. +CONFIG_INPUT_JOYDEV=m
  1350. +CONFIG_INPUT_EVDEV=y
  1351. +CONFIG_KEYBOARD_ADC=m
  1352. +CONFIG_KEYBOARD_GPIO=m
  1353. +CONFIG_KEYBOARD_GPIO_POLLED=m
  1354. +CONFIG_KEYBOARD_CROS_EC=y
  1355. +CONFIG_MOUSE_PS2_ELANTECH=y
  1356. +CONFIG_MOUSE_PS2_SENTELIC=y
  1357. +CONFIG_MOUSE_SERIAL=m
  1358. +CONFIG_MOUSE_APPLETOUCH=m
  1359. +CONFIG_MOUSE_BCM5974=m
  1360. +CONFIG_MOUSE_CYAPA=m
  1361. +CONFIG_MOUSE_ELAN_I2C=y
  1362. +CONFIG_MOUSE_ELAN_I2C_SMBUS=y
  1363. +CONFIG_MOUSE_VSXXXAA=m
  1364. +CONFIG_MOUSE_SYNAPTICS_I2C=m
  1365. +CONFIG_MOUSE_SYNAPTICS_USB=m
  1366. +CONFIG_INPUT_JOYSTICK=y
  1367. +CONFIG_JOYSTICK_IFORCE=m
  1368. +CONFIG_JOYSTICK_IFORCE_USB=m
  1369. +CONFIG_JOYSTICK_IFORCE_232=m
  1370. +CONFIG_JOYSTICK_WARRIOR=m
  1371. +CONFIG_JOYSTICK_MAGELLAN=m
  1372. +CONFIG_JOYSTICK_SPACEORB=m
  1373. +CONFIG_JOYSTICK_SPACEBALL=m
  1374. +CONFIG_JOYSTICK_STINGER=m
  1375. +CONFIG_JOYSTICK_TWIDJOY=m
  1376. +CONFIG_JOYSTICK_ZHENHUA=m
  1377. +CONFIG_JOYSTICK_XPAD=m
  1378. +CONFIG_JOYSTICK_XPAD_FF=y
  1379. +CONFIG_JOYSTICK_XPAD_LEDS=y
  1380. +CONFIG_INPUT_TABLET=y
  1381. +CONFIG_TABLET_USB_ACECAD=m
  1382. +CONFIG_TABLET_USB_AIPTEK=m
  1383. +CONFIG_TABLET_USB_GTCO=m
  1384. +CONFIG_TABLET_USB_HANWANG=m
  1385. +CONFIG_TABLET_USB_KBTAB=m
  1386. +CONFIG_TABLET_USB_PEGASUS=m
  1387. +CONFIG_TABLET_SERIAL_WACOM4=m
  1388. +CONFIG_INPUT_TOUCHSCREEN=y
  1389. +CONFIG_TOUCHSCREEN_ATMEL_MXT=y
  1390. +CONFIG_TOUCHSCREEN_AUO_PIXCIR=m
  1391. +CONFIG_TOUCHSCREEN_DYNAPRO=m
  1392. +CONFIG_TOUCHSCREEN_EETI=m
  1393. +CONFIG_TOUCHSCREEN_EGALAX=m
  1394. +CONFIG_TOUCHSCREEN_FUJITSU=m
  1395. +CONFIG_TOUCHSCREEN_ILI210X=m
  1396. +CONFIG_TOUCHSCREEN_GUNZE=m
  1397. +CONFIG_TOUCHSCREEN_ELAN=m
  1398. +CONFIG_TOUCHSCREEN_ELO=m
  1399. +CONFIG_TOUCHSCREEN_WACOM_W8001=m
  1400. +CONFIG_TOUCHSCREEN_WACOM_I2C=m
  1401. +CONFIG_TOUCHSCREEN_MCS5000=m
  1402. +CONFIG_TOUCHSCREEN_MMS114=m
  1403. +CONFIG_TOUCHSCREEN_MTOUCH=m
  1404. +CONFIG_TOUCHSCREEN_INEXIO=m
  1405. +CONFIG_TOUCHSCREEN_MK712=m
  1406. +CONFIG_TOUCHSCREEN_PENMOUNT=m
  1407. +CONFIG_TOUCHSCREEN_EDT_FT5X06=m
  1408. +CONFIG_TOUCHSCREEN_TOUCHRIGHT=m
  1409. +CONFIG_TOUCHSCREEN_TOUCHWIN=m
  1410. +CONFIG_TOUCHSCREEN_PIXCIR=m
  1411. +CONFIG_TOUCHSCREEN_USB_COMPOSITE=m
  1412. +CONFIG_TOUCHSCREEN_TOUCHIT213=m
  1413. +CONFIG_TOUCHSCREEN_TSC_SERIO=m
  1414. +CONFIG_TOUCHSCREEN_TSC2007=m
  1415. +CONFIG_TOUCHSCREEN_ST1232=m
  1416. +CONFIG_TOUCHSCREEN_ZFORCE=m
  1417. +CONFIG_INPUT_MISC=y
  1418. +CONFIG_INPUT_E3X0_BUTTON=m
  1419. +CONFIG_INPUT_MMA8450=m
  1420. +CONFIG_INPUT_GP2A=m
  1421. +CONFIG_INPUT_ATI_REMOTE2=m
  1422. +CONFIG_INPUT_KEYSPAN_REMOTE=m
  1423. +CONFIG_INPUT_KXTJ9=m
  1424. +CONFIG_INPUT_POWERMATE=m
  1425. +CONFIG_INPUT_YEALINK=m
  1426. +CONFIG_INPUT_CM109=m
  1427. +CONFIG_INPUT_AXP20X_PEK=m
  1428. +CONFIG_INPUT_UINPUT=m
  1429. +CONFIG_INPUT_PWM_BEEPER=m
  1430. +CONFIG_INPUT_RK805_PWRKEY=m
  1431. +CONFIG_INPUT_GPIO_ROTARY_ENCODER=m
  1432. +CONFIG_INPUT_CMA3000=m
  1433. +CONFIG_INPUT_CMA3000_I2C=m
  1434. +CONFIG_SERIO_AMBAKMI=y
  1435. +CONFIG_SERIO_RAW=m
  1436. +CONFIG_SERIO_ALTERA_PS2=m
  1437. +CONFIG_SERIO_ARC_PS2=m
  1438. +# CONFIG_LEGACY_PTYS is not set
  1439. +CONFIG_SERIAL_8250=y
  1440. +# CONFIG_SERIAL_8250_DEPRECATED_OPTIONS is not set
  1441. +CONFIG_SERIAL_8250_CONSOLE=y
  1442. +CONFIG_SERIAL_8250_NR_UARTS=32
  1443. +CONFIG_SERIAL_8250_EXTENDED=y
  1444. +CONFIG_SERIAL_8250_MANY_PORTS=y
  1445. +CONFIG_SERIAL_8250_SHARE_IRQ=y
  1446. +CONFIG_SERIAL_8250_RSA=y
  1447. +CONFIG_SERIAL_8250_DW=y
  1448. +CONFIG_SERIAL_OF_PLATFORM=y
  1449. +CONFIG_SERIAL_AMBA_PL011=y
  1450. +CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
  1451. +CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST=y
  1452. +CONFIG_SERIAL_JSM=m
  1453. +CONFIG_SERIAL_ARC=m
  1454. +CONFIG_SERIAL_FSL_LPUART=y
  1455. +CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
  1456. +CONFIG_SERIAL_NONSTANDARD=y
  1457. +CONFIG_ROCKETPORT=m
  1458. +CONFIG_CYCLADES=m
  1459. +CONFIG_SYNCLINKMP=m
  1460. +CONFIG_SYNCLINK_GT=m
  1461. +CONFIG_N_HDLC=m
  1462. +CONFIG_N_GSM=m
  1463. +CONFIG_NOZOMI=m
  1464. +CONFIG_SERIAL_DEV_BUS=y
  1465. +CONFIG_VIRTIO_CONSOLE=y
  1466. +CONFIG_IPMI_HANDLER=y
  1467. +CONFIG_IPMI_DEVICE_INTERFACE=m
  1468. +CONFIG_IPMI_SSIF=m
  1469. +CONFIG_IPMI_WATCHDOG=m
  1470. +CONFIG_IPMI_POWEROFF=m
  1471. +CONFIG_HW_RANDOM=y
  1472. +CONFIG_HW_RANDOM_TIMERIOMEM=m
  1473. +CONFIG_HW_RANDOM_VIRTIO=m
  1474. +CONFIG_RAW_DRIVER=y
  1475. +CONFIG_MAX_RAW_DEVS=8192
  1476. +CONFIG_TCG_TPM=y
  1477. +CONFIG_TCG_TIS_I2C_INFINEON=y
  1478. +CONFIG_TCG_ATMEL=m
  1479. +CONFIG_I2C_CHARDEV=m
  1480. +CONFIG_I2C_ARB_GPIO_CHALLENGE=m
  1481. +CONFIG_I2C_MUX_GPIO=m
  1482. +CONFIG_I2C_MUX_GPMUX=m
  1483. +CONFIG_I2C_MUX_PCA9541=m
  1484. +CONFIG_I2C_MUX_PCA954x=y
  1485. +CONFIG_I2C_MUX_PINCTRL=m
  1486. +CONFIG_I2C_MUX_REG=m
  1487. +CONFIG_I2C_DEMUX_PINCTRL=m
  1488. +CONFIG_I2C_NFORCE2=m
  1489. +CONFIG_I2C_SCMI=y
  1490. +CONFIG_I2C_DESIGNWARE_PLATFORM=y
  1491. +CONFIG_I2C_DESIGNWARE_PCI=m
  1492. +CONFIG_I2C_GPIO=m
  1493. +CONFIG_I2C_PCA_PLATFORM=m
  1494. +CONFIG_I2C_RK3X=y
  1495. +CONFIG_I2C_SIMTEC=m
  1496. +CONFIG_I2C_DIOLAN_U2C=m
  1497. +CONFIG_I2C_TINY_USB=m
  1498. +CONFIG_I2C_VIPERBOARD=m
  1499. +CONFIG_I2C_CROS_EC_TUNNEL=y
  1500. +CONFIG_I2C_STUB=m
  1501. +CONFIG_I2C_SLAVE=y
  1502. +CONFIG_I2C_SLAVE_EEPROM=m
  1503. +CONFIG_SPI=y
  1504. +CONFIG_SPI_NXP_FLEXSPI=y
  1505. +CONFIG_SPI_GPIO=y
  1506. +CONFIG_SPI_PL022=y
  1507. +CONFIG_SPI_ROCKCHIP=y
  1508. +CONFIG_SPI_SPIDEV=m
  1509. +CONFIG_SPMI=y
  1510. +CONFIG_PPS_CLIENT_LDISC=m
  1511. +CONFIG_PPS_CLIENT_GPIO=m
  1512. +CONFIG_DP83640_PHY=m
  1513. +CONFIG_PINCTRL_AMD=y
  1514. +CONFIG_PINCTRL_SINGLE=y
  1515. +CONFIG_PINCTRL_MAX77620=y
  1516. +CONFIG_PINCTRL_RK805=y
  1517. +CONFIG_GPIO_SYSFS=y
  1518. +CONFIG_GPIO_DWAPB=y
  1519. +CONFIG_GPIO_PL061=y
  1520. +CONFIG_GPIO_SYSCON=y
  1521. +CONFIG_GPIO_XGENE=y
  1522. +CONFIG_GPIO_PCA953X=y
  1523. +CONFIG_GPIO_PCA953X_IRQ=y
  1524. +CONFIG_GPIO_MAX77620=y
  1525. +CONFIG_GPIO_VIPERBOARD=m
  1526. +CONFIG_W1=m
  1527. +CONFIG_W1_MASTER_DS2490=m
  1528. +CONFIG_W1_MASTER_DS2482=m
  1529. +CONFIG_W1_MASTER_DS1WM=m
  1530. +CONFIG_W1_SLAVE_THERM=m
  1531. +CONFIG_W1_SLAVE_SMEM=m
  1532. +CONFIG_W1_SLAVE_DS2408=m
  1533. +# CONFIG_W1_SLAVE_DS2408_READBACK is not set
  1534. +CONFIG_W1_SLAVE_DS2413=m
  1535. +CONFIG_W1_SLAVE_DS2406=m
  1536. +CONFIG_W1_SLAVE_DS2423=m
  1537. +CONFIG_W1_SLAVE_DS2431=m
  1538. +CONFIG_W1_SLAVE_DS2433=m
  1539. +CONFIG_W1_SLAVE_DS2433_CRC=y
  1540. +CONFIG_W1_SLAVE_DS2780=m
  1541. +CONFIG_W1_SLAVE_DS2781=m
  1542. +CONFIG_W1_SLAVE_DS28E04=m
  1543. +CONFIG_POWER_AVS=y
  1544. +CONFIG_ROCKCHIP_IODOMAIN=y
  1545. +CONFIG_POWER_RESET_GPIO=y
  1546. +CONFIG_POWER_RESET_GPIO_RESTART=y
  1547. +CONFIG_POWER_RESET_RESTART=y
  1548. +CONFIG_POWER_RESET_VEXPRESS=y
  1549. +CONFIG_POWER_RESET_XGENE=y
  1550. +CONFIG_POWER_RESET_SYSCON=y
  1551. +CONFIG_POWER_RESET_SYSCON_POWEROFF=y
  1552. +CONFIG_SYSCON_REBOOT_MODE=y
  1553. +CONFIG_BATTERY_CW2015=m
  1554. +CONFIG_BATTERY_SBS=m
  1555. +CONFIG_CHARGER_SBS=m
  1556. +CONFIG_MANAGER_SBS=m
  1557. +CONFIG_CHARGER_AXP20X=m
  1558. +CONFIG_CHARGER_GPIO=y
  1559. +CONFIG_CHARGER_SMB347=m
  1560. +CONFIG_CHARGER_CROS_USBPD=m
  1561. +CONFIG_SENSORS_AD7414=m
  1562. +CONFIG_SENSORS_AD7418=m
  1563. +CONFIG_SENSORS_ADM1021=m
  1564. +CONFIG_SENSORS_ADM1025=m
  1565. +CONFIG_SENSORS_ADM1026=m
  1566. +CONFIG_SENSORS_ADM1029=m
  1567. +CONFIG_SENSORS_ADM1031=m
  1568. +CONFIG_SENSORS_ADM9240=m
  1569. +CONFIG_SENSORS_ADT7410=m
  1570. +CONFIG_SENSORS_ADT7411=m
  1571. +CONFIG_SENSORS_ADT7462=m
  1572. +CONFIG_SENSORS_ADT7470=m
  1573. +CONFIG_SENSORS_ADT7475=m
  1574. +CONFIG_SENSORS_ASC7621=m
  1575. +CONFIG_SENSORS_ARM_SCPI=y
  1576. +CONFIG_SENSORS_ATXP1=m
  1577. +CONFIG_SENSORS_DS620=m
  1578. +CONFIG_SENSORS_DS1621=m
  1579. +CONFIG_SENSORS_F71805F=m
  1580. +CONFIG_SENSORS_F71882FG=m
  1581. +CONFIG_SENSORS_F75375S=m
  1582. +CONFIG_SENSORS_GL518SM=m
  1583. +CONFIG_SENSORS_GL520SM=m
  1584. +CONFIG_SENSORS_G760A=m
  1585. +CONFIG_SENSORS_G762=m
  1586. +CONFIG_SENSORS_GPIO_FAN=m
  1587. +CONFIG_SENSORS_IBMAEM=m
  1588. +CONFIG_SENSORS_IBMPEX=m
  1589. +CONFIG_SENSORS_IIO_HWMON=m
  1590. +CONFIG_SENSORS_IT87=m
  1591. +CONFIG_SENSORS_POWR1220=m
  1592. +CONFIG_SENSORS_LINEAGE=m
  1593. +CONFIG_SENSORS_LTC2945=m
  1594. +CONFIG_SENSORS_LTC4151=m
  1595. +CONFIG_SENSORS_LTC4215=m
  1596. +CONFIG_SENSORS_LTC4222=m
  1597. +CONFIG_SENSORS_LTC4245=m
  1598. +CONFIG_SENSORS_LTC4260=m
  1599. +CONFIG_SENSORS_LTC4261=m
  1600. +CONFIG_SENSORS_MAX16065=m
  1601. +CONFIG_SENSORS_MAX1619=m
  1602. +CONFIG_SENSORS_MAX1668=m
  1603. +CONFIG_SENSORS_MAX197=m
  1604. +CONFIG_SENSORS_MAX6639=m
  1605. +CONFIG_SENSORS_MAX6642=m
  1606. +CONFIG_SENSORS_MAX6650=m
  1607. +CONFIG_SENSORS_MAX6697=m
  1608. +CONFIG_SENSORS_MCP3021=m
  1609. +CONFIG_SENSORS_LM63=m
  1610. +CONFIG_SENSORS_LM73=m
  1611. +CONFIG_SENSORS_LM75=m
  1612. +CONFIG_SENSORS_LM77=m
  1613. +CONFIG_SENSORS_LM78=m
  1614. +CONFIG_SENSORS_LM80=m
  1615. +CONFIG_SENSORS_LM83=m
  1616. +CONFIG_SENSORS_LM85=m
  1617. +CONFIG_SENSORS_LM87=m
  1618. +CONFIG_SENSORS_LM90=m
  1619. +CONFIG_SENSORS_LM92=m
  1620. +CONFIG_SENSORS_LM93=m
  1621. +CONFIG_SENSORS_LM95234=m
  1622. +CONFIG_SENSORS_LM95241=m
  1623. +CONFIG_SENSORS_LM95245=m
  1624. +CONFIG_SENSORS_PC87360=m
  1625. +CONFIG_SENSORS_PC87427=m
  1626. +CONFIG_SENSORS_NTC_THERMISTOR=m
  1627. +CONFIG_SENSORS_NCT6683=m
  1628. +CONFIG_SENSORS_NCT6775=m
  1629. +CONFIG_SENSORS_NCT7802=m
  1630. +CONFIG_SENSORS_NCT7904=m
  1631. +CONFIG_SENSORS_PCF8591=m
  1632. +CONFIG_PMBUS=m
  1633. +CONFIG_SENSORS_ADM1275=m
  1634. +CONFIG_SENSORS_LM25066=m
  1635. +CONFIG_SENSORS_LTC2978=m
  1636. +CONFIG_SENSORS_MAX16064=m
  1637. +CONFIG_SENSORS_MAX34440=m
  1638. +CONFIG_SENSORS_MAX8688=m
  1639. +CONFIG_SENSORS_TPS40422=m
  1640. +CONFIG_SENSORS_UCD9000=m
  1641. +CONFIG_SENSORS_UCD9200=m
  1642. +CONFIG_SENSORS_ZL6100=m
  1643. +CONFIG_SENSORS_PWM_FAN=m
  1644. +CONFIG_SENSORS_SHT15=m
  1645. +CONFIG_SENSORS_SHT21=m
  1646. +CONFIG_SENSORS_SHT3x=m
  1647. +CONFIG_SENSORS_SHTC1=m
  1648. +CONFIG_SENSORS_SIS5595=m
  1649. +CONFIG_SENSORS_DME1737=m
  1650. +CONFIG_SENSORS_EMC1403=m
  1651. +CONFIG_SENSORS_EMC6W201=m
  1652. +CONFIG_SENSORS_SMSC47M1=m
  1653. +CONFIG_SENSORS_SMSC47M192=m
  1654. +CONFIG_SENSORS_SMSC47B397=m
  1655. +CONFIG_SENSORS_SCH5627=m
  1656. +CONFIG_SENSORS_SCH5636=m
  1657. +CONFIG_SENSORS_ADC128D818=m
  1658. +CONFIG_SENSORS_ADS7828=m
  1659. +CONFIG_SENSORS_AMC6821=m
  1660. +CONFIG_SENSORS_INA209=m
  1661. +CONFIG_SENSORS_INA2XX=m
  1662. +CONFIG_SENSORS_INA3221=m
  1663. +CONFIG_SENSORS_TC74=m
  1664. +CONFIG_SENSORS_THMC50=m
  1665. +CONFIG_SENSORS_TMP102=m
  1666. +CONFIG_SENSORS_TMP103=m
  1667. +CONFIG_SENSORS_TMP108=m
  1668. +CONFIG_SENSORS_TMP401=m
  1669. +CONFIG_SENSORS_TMP421=m
  1670. +CONFIG_SENSORS_VEXPRESS=m
  1671. +CONFIG_SENSORS_VIA686A=m
  1672. +CONFIG_SENSORS_VT1211=m
  1673. +CONFIG_SENSORS_VT8231=m
  1674. +CONFIG_SENSORS_W83781D=m
  1675. +CONFIG_SENSORS_W83791D=m
  1676. +CONFIG_SENSORS_W83792D=m
  1677. +CONFIG_SENSORS_W83793=m
  1678. +CONFIG_SENSORS_W83795=m
  1679. +CONFIG_SENSORS_W83L785TS=m
  1680. +CONFIG_SENSORS_W83L786NG=m
  1681. +CONFIG_SENSORS_W83627HF=m
  1682. +CONFIG_SENSORS_W83627EHF=m
  1683. +CONFIG_SENSORS_ACPI_POWER=m
  1684. +CONFIG_THERMAL_WRITABLE_TRIPS=y
  1685. +CONFIG_THERMAL_GOV_FAIR_SHARE=y
  1686. +CONFIG_THERMAL_GOV_BANG_BANG=y
  1687. +CONFIG_THERMAL_GOV_USER_SPACE=y
  1688. +CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
  1689. +CONFIG_CPU_THERMAL=y
  1690. +CONFIG_CLOCK_THERMAL=y
  1691. +CONFIG_DEVFREQ_THERMAL=y
  1692. +CONFIG_THERMAL_EMULATION=y
  1693. +CONFIG_MAX77620_THERMAL=m
  1694. +CONFIG_ROCKCHIP_THERMAL=m
  1695. +CONFIG_GENERIC_ADC_THERMAL=m
  1696. +CONFIG_WATCHDOG=y
  1697. +CONFIG_WATCHDOG_CORE=y
  1698. +CONFIG_SOFT_WATCHDOG=m
  1699. +CONFIG_GPIO_WATCHDOG=m
  1700. +CONFIG_ARM_SP805_WATCHDOG=m
  1701. +CONFIG_ARM_SBSA_WATCHDOG=m
  1702. +CONFIG_DW_WATCHDOG=m
  1703. +CONFIG_MAX77620_WATCHDOG=m
  1704. +CONFIG_ALIM7101_WDT=m
  1705. +CONFIG_I6300ESB_WDT=m
  1706. +CONFIG_PCIPCWATCHDOG=m
  1707. +CONFIG_WDTPCI=m
  1708. +CONFIG_USBPCWATCHDOG=m
  1709. +CONFIG_SSB_DRIVER_GPIO=y
  1710. +CONFIG_BCMA_DRIVER_GMAC_CMN=y
  1711. +CONFIG_BCMA_DRIVER_GPIO=y
  1712. +CONFIG_MFD_AXP20X_I2C=y
  1713. +CONFIG_MFD_MAX77620=y
  1714. +CONFIG_MFD_VIPERBOARD=m
  1715. +CONFIG_MFD_RK808=y
  1716. +CONFIG_MFD_SEC_CORE=y
  1717. +CONFIG_MFD_SM501=m
  1718. +CONFIG_MFD_SM501_GPIO=y
  1719. +CONFIG_MFD_VX855=m
  1720. +CONFIG_REGULATOR_FIXED_VOLTAGE=y
  1721. +CONFIG_REGULATOR_AXP20X=y
  1722. +CONFIG_REGULATOR_FAN53555=y
  1723. +CONFIG_REGULATOR_GPIO=y
  1724. +CONFIG_REGULATOR_MAX77620=y
  1725. +CONFIG_REGULATOR_PFUZE100=y
  1726. +CONFIG_REGULATOR_PWM=y
  1727. +CONFIG_REGULATOR_QCOM_SPMI=y
  1728. +CONFIG_REGULATOR_RK808=y
  1729. +CONFIG_REGULATOR_S2MPS11=y
  1730. +CONFIG_REGULATOR_VCTRL=y
  1731. +CONFIG_REGULATOR_VEXPRESS=y
  1732. +CONFIG_RC_CORE=y
  1733. +CONFIG_LIRC=y
  1734. +CONFIG_BPF_LIRC_MODE2=y
  1735. +CONFIG_RC_DECODERS=y
  1736. +CONFIG_IR_NEC_DECODER=m
  1737. +CONFIG_IR_RC5_DECODER=m
  1738. +CONFIG_IR_RC6_DECODER=m
  1739. +CONFIG_IR_JVC_DECODER=m
  1740. +CONFIG_IR_SONY_DECODER=m
  1741. +CONFIG_IR_SANYO_DECODER=m
  1742. +CONFIG_IR_SHARP_DECODER=m
  1743. +CONFIG_IR_MCE_KBD_DECODER=m
  1744. +CONFIG_IR_XMP_DECODER=m
  1745. +CONFIG_IR_IMON_DECODER=m
  1746. +CONFIG_IR_RCMM_DECODER=m
  1747. +CONFIG_RC_DEVICES=y
  1748. +CONFIG_RC_ATI_REMOTE=m
  1749. +CONFIG_IR_ENE=m
  1750. +CONFIG_IR_HIX5HD2=m
  1751. +CONFIG_IR_IMON=m
  1752. +CONFIG_IR_IMON_RAW=m
  1753. +CONFIG_IR_MCEUSB=m
  1754. +CONFIG_IR_ITE_CIR=m
  1755. +CONFIG_IR_FINTEK=m
  1756. +CONFIG_IR_NUVOTON=m
  1757. +CONFIG_IR_REDRAT3=m
  1758. +CONFIG_IR_SPI=m
  1759. +CONFIG_IR_STREAMZAP=m
  1760. +CONFIG_IR_IGORPLUGUSB=m
  1761. +CONFIG_IR_IGUANA=m
  1762. +CONFIG_IR_TTUSBIR=m
  1763. +CONFIG_RC_LOOPBACK=m
  1764. +CONFIG_IR_GPIO_CIR=m
  1765. +CONFIG_IR_SERIAL=m
  1766. +CONFIG_IR_SERIAL_TRANSMITTER=y
  1767. +CONFIG_IR_SIR=m
  1768. +CONFIG_RC_XBOX_DVD=m
  1769. +CONFIG_MEDIA_SUPPORT=y
  1770. +CONFIG_MEDIA_CAMERA_SUPPORT=y
  1771. +CONFIG_MEDIA_ANALOG_TV_SUPPORT=y
  1772. +CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
  1773. +CONFIG_MEDIA_RADIO_SUPPORT=y
  1774. +CONFIG_MEDIA_SDR_SUPPORT=y
  1775. +CONFIG_MEDIA_CEC_SUPPORT=y
  1776. +CONFIG_MEDIA_CEC_RC=y
  1777. +CONFIG_MEDIA_CONTROLLER_REQUEST_API=y
  1778. +CONFIG_VIDEO_V4L2_SUBDEV_API=y
  1779. +CONFIG_DVB_MAX_ADAPTERS=8
  1780. +CONFIG_DVB_DYNAMIC_MINORS=y
  1781. +CONFIG_MEDIA_USB_SUPPORT=y
  1782. +CONFIG_USB_VIDEO_CLASS=m
  1783. +CONFIG_USB_M5602=m
  1784. +CONFIG_USB_STV06XX=m
  1785. +CONFIG_USB_GL860=m
  1786. +CONFIG_USB_GSPCA_BENQ=m
  1787. +CONFIG_USB_GSPCA_CONEX=m
  1788. +CONFIG_USB_GSPCA_CPIA1=m
  1789. +CONFIG_USB_GSPCA_DTCS033=m
  1790. +CONFIG_USB_GSPCA_ETOMS=m
  1791. +CONFIG_USB_GSPCA_FINEPIX=m
  1792. +CONFIG_USB_GSPCA_JEILINJ=m
  1793. +CONFIG_USB_GSPCA_JL2005BCD=m
  1794. +CONFIG_USB_GSPCA_KINECT=m
  1795. +CONFIG_USB_GSPCA_KONICA=m
  1796. +CONFIG_USB_GSPCA_MARS=m
  1797. +CONFIG_USB_GSPCA_MR97310A=m
  1798. +CONFIG_USB_GSPCA_NW80X=m
  1799. +CONFIG_USB_GSPCA_OV519=m
  1800. +CONFIG_USB_GSPCA_OV534=m
  1801. +CONFIG_USB_GSPCA_OV534_9=m
  1802. +CONFIG_USB_GSPCA_PAC207=m
  1803. +CONFIG_USB_GSPCA_PAC7302=m
  1804. +CONFIG_USB_GSPCA_PAC7311=m
  1805. +CONFIG_USB_GSPCA_SE401=m
  1806. +CONFIG_USB_GSPCA_SN9C2028=m
  1807. +CONFIG_USB_GSPCA_SN9C20X=m
  1808. +CONFIG_USB_GSPCA_SONIXB=m
  1809. +CONFIG_USB_GSPCA_SONIXJ=m
  1810. +CONFIG_USB_GSPCA_SPCA500=m
  1811. +CONFIG_USB_GSPCA_SPCA501=m
  1812. +CONFIG_USB_GSPCA_SPCA505=m
  1813. +CONFIG_USB_GSPCA_SPCA506=m
  1814. +CONFIG_USB_GSPCA_SPCA508=m
  1815. +CONFIG_USB_GSPCA_SPCA561=m
  1816. +CONFIG_USB_GSPCA_SPCA1528=m
  1817. +CONFIG_USB_GSPCA_SQ905=m
  1818. +CONFIG_USB_GSPCA_SQ905C=m
  1819. +CONFIG_USB_GSPCA_SQ930X=m
  1820. +CONFIG_USB_GSPCA_STK014=m
  1821. +CONFIG_USB_GSPCA_STK1135=m
  1822. +CONFIG_USB_GSPCA_STV0680=m
  1823. +CONFIG_USB_GSPCA_SUNPLUS=m
  1824. +CONFIG_USB_GSPCA_T613=m
  1825. +CONFIG_USB_GSPCA_TOPRO=m
  1826. +CONFIG_USB_GSPCA_TOUPTEK=m
  1827. +CONFIG_USB_GSPCA_TV8532=m
  1828. +CONFIG_USB_GSPCA_VC032X=m
  1829. +CONFIG_USB_GSPCA_VICAM=m
  1830. +CONFIG_USB_GSPCA_XIRLINK_CIT=m
  1831. +CONFIG_USB_GSPCA_ZC3XX=m
  1832. +CONFIG_USB_PWC=m
  1833. +CONFIG_VIDEO_CPIA2=m
  1834. +CONFIG_USB_ZR364XX=m
  1835. +CONFIG_USB_STKWEBCAM=m
  1836. +CONFIG_USB_S2255=m
  1837. +CONFIG_VIDEO_USBTV=m
  1838. +CONFIG_VIDEO_PVRUSB2=m
  1839. +CONFIG_VIDEO_HDPVR=m
  1840. +CONFIG_VIDEO_STK1160_COMMON=m
  1841. +CONFIG_VIDEO_GO7007=m
  1842. +CONFIG_VIDEO_GO7007_USB=m
  1843. +CONFIG_VIDEO_GO7007_USB_S2250_BOARD=m
  1844. +CONFIG_VIDEO_AU0828=m
  1845. +CONFIG_VIDEO_AU0828_RC=y
  1846. +CONFIG_VIDEO_CX231XX=m
  1847. +CONFIG_VIDEO_CX231XX_ALSA=m
  1848. +CONFIG_VIDEO_CX231XX_DVB=m
  1849. +CONFIG_VIDEO_TM6000=m
  1850. +CONFIG_VIDEO_TM6000_ALSA=m
  1851. +CONFIG_VIDEO_TM6000_DVB=m
  1852. +CONFIG_DVB_USB=m
  1853. +CONFIG_DVB_USB_A800=m
  1854. +CONFIG_DVB_USB_DIBUSB_MB=m
  1855. +CONFIG_DVB_USB_DIBUSB_MC=m
  1856. +CONFIG_DVB_USB_DIB0700=m
  1857. +CONFIG_DVB_USB_UMT_010=m
  1858. +CONFIG_DVB_USB_CXUSB=m
  1859. +CONFIG_DVB_USB_M920X=m
  1860. +CONFIG_DVB_USB_DIGITV=m
  1861. +CONFIG_DVB_USB_VP7045=m
  1862. +CONFIG_DVB_USB_VP702X=m
  1863. +CONFIG_DVB_USB_GP8PSK=m
  1864. +CONFIG_DVB_USB_NOVA_T_USB2=m
  1865. +CONFIG_DVB_USB_TTUSB2=m
  1866. +CONFIG_DVB_USB_DTT200U=m
  1867. +CONFIG_DVB_USB_OPERA1=m
  1868. +CONFIG_DVB_USB_AF9005=m
  1869. +CONFIG_DVB_USB_AF9005_REMOTE=m
  1870. +CONFIG_DVB_USB_PCTV452E=m
  1871. +CONFIG_DVB_USB_DW2102=m
  1872. +CONFIG_DVB_USB_CINERGY_T2=m
  1873. +CONFIG_DVB_USB_DTV5100=m
  1874. +CONFIG_DVB_USB_AZ6027=m
  1875. +CONFIG_DVB_USB_TECHNISAT_USB2=m
  1876. +CONFIG_DVB_USB_V2=m
  1877. +CONFIG_DVB_USB_AF9015=m
  1878. +CONFIG_DVB_USB_AF9035=m
  1879. +CONFIG_DVB_USB_ANYSEE=m
  1880. +CONFIG_DVB_USB_AU6610=m
  1881. +CONFIG_DVB_USB_AZ6007=m
  1882. +CONFIG_DVB_USB_CE6230=m
  1883. +CONFIG_DVB_USB_EC168=m
  1884. +CONFIG_DVB_USB_GL861=m
  1885. +CONFIG_DVB_USB_LME2510=m
  1886. +CONFIG_DVB_USB_MXL111SF=m
  1887. +CONFIG_DVB_USB_RTL28XXU=m
  1888. +CONFIG_DVB_USB_DVBSKY=m
  1889. +CONFIG_DVB_USB_ZD1301=m
  1890. +CONFIG_DVB_TTUSB_BUDGET=m
  1891. +CONFIG_DVB_TTUSB_DEC=m
  1892. +CONFIG_SMS_USB_DRV=m
  1893. +CONFIG_DVB_B2C2_FLEXCOP_USB=m
  1894. +CONFIG_DVB_AS102=m
  1895. +CONFIG_VIDEO_EM28XX=m
  1896. +CONFIG_VIDEO_EM28XX_V4L2=m
  1897. +CONFIG_VIDEO_EM28XX_ALSA=m
  1898. +CONFIG_VIDEO_EM28XX_DVB=m
  1899. +CONFIG_USB_AIRSPY=m
  1900. +CONFIG_USB_HACKRF=m
  1901. +CONFIG_USB_PULSE8_CEC=m
  1902. +CONFIG_USB_RAINSHADOW_CEC=m
  1903. +CONFIG_MEDIA_PCI_SUPPORT=y
  1904. +CONFIG_VIDEO_SOLO6X10=m
  1905. +CONFIG_VIDEO_TW68=m
  1906. +CONFIG_VIDEO_IVTV=m
  1907. +CONFIG_VIDEO_IVTV_ALSA=m
  1908. +CONFIG_VIDEO_FB_IVTV=m
  1909. +CONFIG_VIDEO_HEXIUM_GEMINI=m
  1910. +CONFIG_VIDEO_HEXIUM_ORION=m
  1911. +CONFIG_VIDEO_MXB=m
  1912. +CONFIG_VIDEO_DT3155=m
  1913. +CONFIG_VIDEO_CX18=m
  1914. +CONFIG_VIDEO_CX18_ALSA=m
  1915. +CONFIG_VIDEO_CX23885=m
  1916. +CONFIG_MEDIA_ALTERA_CI=m
  1917. +CONFIG_VIDEO_CX25821=m
  1918. +CONFIG_VIDEO_CX25821_ALSA=m
  1919. +CONFIG_VIDEO_CX88=m
  1920. +CONFIG_VIDEO_CX88_ALSA=m
  1921. +CONFIG_VIDEO_CX88_BLACKBIRD=m
  1922. +CONFIG_VIDEO_CX88_DVB=m
  1923. +CONFIG_VIDEO_BT848=m
  1924. +CONFIG_DVB_BT8XX=m
  1925. +CONFIG_VIDEO_SAA7134=m
  1926. +CONFIG_VIDEO_SAA7134_ALSA=m
  1927. +CONFIG_VIDEO_SAA7134_DVB=m
  1928. +CONFIG_VIDEO_SAA7134_GO7007=m
  1929. +CONFIG_VIDEO_SAA7164=m
  1930. +CONFIG_DVB_AV7110=m
  1931. +CONFIG_DVB_BUDGET_CORE=m
  1932. +CONFIG_DVB_BUDGET=m
  1933. +CONFIG_DVB_BUDGET_CI=m
  1934. +CONFIG_DVB_BUDGET_AV=m
  1935. +CONFIG_DVB_BUDGET_PATCH=m
  1936. +CONFIG_DVB_B2C2_FLEXCOP_PCI=m
  1937. +CONFIG_DVB_PLUTO2=m
  1938. +CONFIG_DVB_DM1105=m
  1939. +CONFIG_DVB_PT1=m
  1940. +CONFIG_DVB_PT3=m
  1941. +CONFIG_MANTIS_CORE=m
  1942. +CONFIG_DVB_MANTIS=m
  1943. +CONFIG_DVB_HOPPER=m
  1944. +CONFIG_DVB_NGENE=m
  1945. +CONFIG_DVB_DDBRIDGE=m
  1946. +CONFIG_DVB_SMIPCIE=m
  1947. +CONFIG_V4L_PLATFORM_DRIVERS=y
  1948. +CONFIG_V4L_MEM2MEM_DRIVERS=y
  1949. +CONFIG_VIDEO_ROCKCHIP_RGA=m
  1950. +CONFIG_SMS_SDIO_DRV=m
  1951. +CONFIG_RADIO_SI470X=m
  1952. +CONFIG_USB_SI470X=m
  1953. +CONFIG_I2C_SI470X=m
  1954. +CONFIG_RADIO_SI4713=m
  1955. +CONFIG_USB_SI4713=m
  1956. +CONFIG_PLATFORM_SI4713=m
  1957. +CONFIG_USB_MR800=m
  1958. +CONFIG_USB_DSBR=m
  1959. +CONFIG_RADIO_MAXIRADIO=m
  1960. +CONFIG_RADIO_SHARK=m
  1961. +CONFIG_RADIO_SHARK2=m
  1962. +CONFIG_USB_KEENE=m
  1963. +CONFIG_USB_RAREMONO=m
  1964. +CONFIG_USB_MA901=m
  1965. +CONFIG_RADIO_TEA5764=m
  1966. +CONFIG_RADIO_SAA7706H=m
  1967. +CONFIG_RADIO_TEF6862=m
  1968. +CONFIG_RADIO_WL1273=m
  1969. +CONFIG_DRM=m
  1970. +CONFIG_DRM_LOAD_EDID_FIRMWARE=y
  1971. +CONFIG_DRM_I2C_NXP_TDA998X=m
  1972. +CONFIG_DRM_HDLCD=m
  1973. +CONFIG_DRM_MALI_DISPLAY=m
  1974. +CONFIG_DRM_RADEON=m
  1975. +CONFIG_DRM_RADEON_USERPTR=y
  1976. +CONFIG_DRM_AMDGPU=m
  1977. +CONFIG_DRM_NOUVEAU=m
  1978. +CONFIG_DRM_VGEM=m
  1979. +CONFIG_DRM_ROCKCHIP=m
  1980. +CONFIG_ROCKCHIP_ANALOGIX_DP=y
  1981. +CONFIG_ROCKCHIP_CDN_DP=y
  1982. +CONFIG_ROCKCHIP_DW_HDMI=y
  1983. +CONFIG_ROCKCHIP_DW_MIPI_DSI=y
  1984. +CONFIG_ROCKCHIP_INNO_HDMI=y
  1985. +CONFIG_ROCKCHIP_LVDS=y
  1986. +CONFIG_ROCKCHIP_RGB=y
  1987. +CONFIG_DRM_UDL=m
  1988. +CONFIG_DRM_AST=m
  1989. +CONFIG_DRM_MGAG200=m
  1990. +CONFIG_DRM_CIRRUS_QEMU=m
  1991. +CONFIG_DRM_QXL=m
  1992. +CONFIG_DRM_BOCHS=m
  1993. +CONFIG_DRM_VIRTIO_GPU=m
  1994. +CONFIG_DRM_PANEL_SIMPLE=m
  1995. +CONFIG_DRM_PANEL_FEIYANG_FY07024DI26A30D=m
  1996. +CONFIG_DRM_PANEL_RASPBERRYPI_TOUCHSCREEN=m
  1997. +CONFIG_DRM_NXP_PTN3460=m
  1998. +CONFIG_DRM_PARADE_PS8622=m
  1999. +CONFIG_DRM_SIL_SII8620=m
  2000. +CONFIG_DRM_SII902X=m
  2001. +CONFIG_DRM_TOSHIBA_TC358767=m
  2002. +CONFIG_DRM_TI_TFP410=m
  2003. +CONFIG_DRM_ANALOGIX_ANX78XX=m
  2004. +CONFIG_DRM_I2C_ADV7511=m
  2005. +CONFIG_DRM_I2C_ADV7511_AUDIO=y
  2006. +CONFIG_DRM_DW_HDMI_CEC=m
  2007. +CONFIG_DRM_HISI_KIRIN=m
  2008. +CONFIG_DRM_PL111=m
  2009. +CONFIG_DRM_PANFROST=m
  2010. +CONFIG_FB=y
  2011. +CONFIG_FIRMWARE_EDID=y
  2012. +CONFIG_FB_TILEBLITTING=y
  2013. +CONFIG_FB_UDL=m
  2014. +CONFIG_FB_VIRTUAL=m
  2015. +CONFIG_FB_SIMPLE=y
  2016. +CONFIG_FB_SSD1307=m
  2017. +CONFIG_LCD_CLASS_DEVICE=m
  2018. +CONFIG_LCD_PLATFORM=m
  2019. +CONFIG_BACKLIGHT_CLASS_DEVICE=y
  2020. +CONFIG_BACKLIGHT_GENERIC=m
  2021. +CONFIG_BACKLIGHT_PWM=m
  2022. +CONFIG_BACKLIGHT_LP855X=m
  2023. +CONFIG_BACKLIGHT_GPIO=m
  2024. +CONFIG_FRAMEBUFFER_CONSOLE=y
  2025. +CONFIG_FRAMEBUFFER_CONSOLE_ROTATION=y
  2026. +CONFIG_SOUND=y
  2027. +CONFIG_SND=y
  2028. +CONFIG_SND_OSSEMUL=y
  2029. +CONFIG_SND_MIXER_OSS=m
  2030. +CONFIG_SND_PCM_OSS=m
  2031. +CONFIG_SND_HRTIMER=m
  2032. +# CONFIG_SND_SUPPORT_OLD_API is not set
  2033. +CONFIG_SND_VERBOSE_PRINTK=y
  2034. +CONFIG_SND_DEBUG=y
  2035. +CONFIG_SND_DEBUG_VERBOSE=y
  2036. +CONFIG_SND_SEQUENCER=m
  2037. +CONFIG_SND_SEQ_DUMMY=m
  2038. +CONFIG_SND_SEQUENCER_OSS=m
  2039. +CONFIG_SND_DUMMY=m
  2040. +CONFIG_SND_ALOOP=m
  2041. +CONFIG_SND_VIRMIDI=m
  2042. +CONFIG_SND_MTPAV=m
  2043. +CONFIG_SND_SERIAL_U16550=m
  2044. +CONFIG_SND_MPU401=m
  2045. +CONFIG_SND_AC97_POWER_SAVE=y
  2046. +CONFIG_SND_AD1889=m
  2047. +CONFIG_SND_ATIIXP=m
  2048. +CONFIG_SND_ATIIXP_MODEM=m
  2049. +CONFIG_SND_AU8810=m
  2050. +CONFIG_SND_AU8820=m
  2051. +CONFIG_SND_AU8830=m
  2052. +CONFIG_SND_BT87X=m
  2053. +CONFIG_SND_CA0106=m
  2054. +CONFIG_SND_CMIPCI=m
  2055. +CONFIG_SND_OXYGEN=m
  2056. +CONFIG_SND_CS4281=m
  2057. +CONFIG_SND_CS46XX=m
  2058. +CONFIG_SND_CTXFI=m
  2059. +CONFIG_SND_DARLA20=m
  2060. +CONFIG_SND_GINA20=m
  2061. +CONFIG_SND_LAYLA20=m
  2062. +CONFIG_SND_DARLA24=m
  2063. +CONFIG_SND_GINA24=m
  2064. +CONFIG_SND_LAYLA24=m
  2065. +CONFIG_SND_MONA=m
  2066. +CONFIG_SND_MIA=m
  2067. +CONFIG_SND_ECHO3G=m
  2068. +CONFIG_SND_INDIGO=m
  2069. +CONFIG_SND_INDIGOIO=m
  2070. +CONFIG_SND_INDIGODJ=m
  2071. +CONFIG_SND_INDIGOIOX=m
  2072. +CONFIG_SND_INDIGODJX=m
  2073. +CONFIG_SND_ENS1370=m
  2074. +CONFIG_SND_ENS1371=m
  2075. +CONFIG_SND_FM801=m
  2076. +CONFIG_SND_FM801_TEA575X_BOOL=y
  2077. +CONFIG_SND_HDSP=m
  2078. +CONFIG_SND_HDSPM=m
  2079. +CONFIG_SND_ICE1724=m
  2080. +CONFIG_SND_INTEL8X0=m
  2081. +CONFIG_SND_INTEL8X0M=m
  2082. +CONFIG_SND_KORG1212=m
  2083. +CONFIG_SND_LOLA=m
  2084. +CONFIG_SND_LX6464ES=m
  2085. +CONFIG_SND_MIXART=m
  2086. +CONFIG_SND_NM256=m
  2087. +CONFIG_SND_PCXHR=m
  2088. +CONFIG_SND_RIPTIDE=m
  2089. +CONFIG_SND_RME32=m
  2090. +CONFIG_SND_RME96=m
  2091. +CONFIG_SND_RME9652=m
  2092. +CONFIG_SND_VIA82XX=m
  2093. +CONFIG_SND_VIA82XX_MODEM=m
  2094. +CONFIG_SND_VIRTUOSO=m
  2095. +CONFIG_SND_VX222=m
  2096. +CONFIG_SND_YMFPCI=m
  2097. +CONFIG_SND_HDA_INTEL=m
  2098. +CONFIG_SND_HDA_HWDEP=y
  2099. +CONFIG_SND_HDA_INPUT_BEEP=y
  2100. +CONFIG_SND_HDA_INPUT_BEEP_MODE=0
  2101. +CONFIG_SND_HDA_PATCH_LOADER=y
  2102. +CONFIG_SND_HDA_CODEC_REALTEK=m
  2103. +CONFIG_SND_HDA_CODEC_ANALOG=m
  2104. +CONFIG_SND_HDA_CODEC_SIGMATEL=m
  2105. +CONFIG_SND_HDA_CODEC_VIA=m
  2106. +CONFIG_SND_HDA_CODEC_HDMI=m
  2107. +CONFIG_SND_HDA_CODEC_CIRRUS=m
  2108. +CONFIG_SND_HDA_CODEC_CONEXANT=m
  2109. +CONFIG_SND_HDA_CODEC_CA0110=m
  2110. +CONFIG_SND_HDA_CODEC_CA0132=m
  2111. +CONFIG_SND_HDA_CODEC_CMEDIA=m
  2112. +CONFIG_SND_HDA_CODEC_SI3054=m
  2113. +CONFIG_SND_HDA_PREALLOC_SIZE=4096
  2114. +CONFIG_SND_USB_AUDIO=m
  2115. +CONFIG_SND_USB_UA101=m
  2116. +CONFIG_SND_USB_CAIAQ=m
  2117. +CONFIG_SND_USB_CAIAQ_INPUT=y
  2118. +CONFIG_SND_USB_6FIRE=m
  2119. +CONFIG_SND_USB_HIFACE=m
  2120. +CONFIG_SND_USB_POD=m
  2121. +CONFIG_SND_USB_PODHD=m
  2122. +CONFIG_SND_USB_TONEPORT=m
  2123. +CONFIG_SND_USB_VARIAX=m
  2124. +CONFIG_SND_SOC=y
  2125. +CONFIG_SND_SOC_AMD_ACP=m
  2126. +CONFIG_SND_I2S_HI6210_I2S=m
  2127. +CONFIG_SND_SOC_ROCKCHIP=m
  2128. +CONFIG_SND_SOC_ROCKCHIP_PDM=m
  2129. +CONFIG_SND_SOC_ROCKCHIP_SPDIF=m
  2130. +CONFIG_SND_SOC_ROCKCHIP_MAX98090=m
  2131. +CONFIG_SND_SOC_ROCKCHIP_RT5645=m
  2132. +CONFIG_SND_SOC_RK3288_HDMI_ANALOG=m
  2133. +CONFIG_SND_SOC_RK3399_GRU_SOUND=m
  2134. +CONFIG_SND_SOC_CROS_EC_CODEC=m
  2135. +CONFIG_SND_SOC_ES8316=m
  2136. +CONFIG_SND_SOC_MSM8916_WCD_ANALOG=y
  2137. +CONFIG_SND_SOC_MSM8916_WCD_DIGITAL=y
  2138. +CONFIG_SND_SOC_PCM3168A_I2C=m
  2139. +CONFIG_SND_SOC_RK3328=m
  2140. +CONFIG_SND_SOC_SIMPLE_AMPLIFIER=m
  2141. +CONFIG_SND_SIMPLE_CARD=m
  2142. +CONFIG_SND_AUDIO_GRAPH_CARD=m
  2143. +CONFIG_HID_BATTERY_STRENGTH=y
  2144. +CONFIG_HIDRAW=y
  2145. +CONFIG_UHID=m
  2146. +CONFIG_HID_A4TECH=m
  2147. +CONFIG_HID_ACCUTOUCH=m
  2148. +CONFIG_HID_ACRUX=m
  2149. +CONFIG_HID_ACRUX_FF=y
  2150. +CONFIG_HID_APPLE=m
  2151. +CONFIG_HID_APPLEIR=m
  2152. +CONFIG_HID_AUREAL=m
  2153. +CONFIG_HID_BELKIN=m
  2154. +CONFIG_HID_BETOP_FF=m
  2155. +CONFIG_HID_CHERRY=m
  2156. +CONFIG_HID_CHICONY=m
  2157. +CONFIG_HID_CORSAIR=m
  2158. +CONFIG_HID_COUGAR=m
  2159. +CONFIG_HID_MACALLY=m
  2160. +CONFIG_HID_PRODIKEYS=m
  2161. +CONFIG_HID_CMEDIA=m
  2162. +CONFIG_HID_CP2112=m
  2163. +CONFIG_HID_CYPRESS=m
  2164. +CONFIG_HID_DRAGONRISE=m
  2165. +CONFIG_DRAGONRISE_FF=y
  2166. +CONFIG_HID_EMS_FF=m
  2167. +CONFIG_HID_ELECOM=m
  2168. +CONFIG_HID_ELO=m
  2169. +CONFIG_HID_EZKEY=m
  2170. +CONFIG_HID_GEMBIRD=m
  2171. +CONFIG_HID_GFRM=m
  2172. +CONFIG_HID_HOLTEK=m
  2173. +CONFIG_HOLTEK_FF=y
  2174. +CONFIG_HID_GT683R=m
  2175. +CONFIG_HID_KEYTOUCH=m
  2176. +CONFIG_HID_KYE=m
  2177. +CONFIG_HID_UCLOGIC=m
  2178. +CONFIG_HID_WALTOP=m
  2179. +CONFIG_HID_VIEWSONIC=m
  2180. +CONFIG_HID_GYRATION=m
  2181. +CONFIG_HID_ICADE=m
  2182. +CONFIG_HID_ITE=m
  2183. +CONFIG_HID_JABRA=m
  2184. +CONFIG_HID_TWINHAN=m
  2185. +CONFIG_HID_KENSINGTON=m
  2186. +CONFIG_HID_LCPOWER=m
  2187. +CONFIG_HID_LENOVO=m
  2188. +CONFIG_HID_LOGITECH=m
  2189. +CONFIG_HID_LOGITECH_DJ=m
  2190. +CONFIG_LOGITECH_FF=y
  2191. +CONFIG_LOGIRUMBLEPAD2_FF=y
  2192. +CONFIG_LOGIG940_FF=y
  2193. +CONFIG_HID_MAGICMOUSE=m
  2194. +CONFIG_HID_MALTRON=m
  2195. +CONFIG_HID_MAYFLASH=m
  2196. +CONFIG_HID_REDRAGON=m
  2197. +CONFIG_HID_MICROSOFT=m
  2198. +CONFIG_HID_MONTEREY=m
  2199. +CONFIG_HID_MULTITOUCH=m
  2200. +CONFIG_HID_NTI=m
  2201. +CONFIG_HID_NTRIG=m
  2202. +CONFIG_HID_ORTEK=m
  2203. +CONFIG_HID_PANTHERLORD=m
  2204. +CONFIG_PANTHERLORD_FF=y
  2205. +CONFIG_HID_PENMOUNT=m
  2206. +CONFIG_HID_PETALYNX=m
  2207. +CONFIG_HID_PICOLCD=m
  2208. +CONFIG_HID_PICOLCD_FB=y
  2209. +CONFIG_HID_PICOLCD_BACKLIGHT=y
  2210. +CONFIG_HID_PICOLCD_LCD=y
  2211. +CONFIG_HID_PICOLCD_LEDS=y
  2212. +CONFIG_HID_PICOLCD_CIR=y
  2213. +CONFIG_HID_PLANTRONICS=m
  2214. +CONFIG_HID_PRIMAX=m
  2215. +CONFIG_HID_RETRODE=m
  2216. +CONFIG_HID_ROCCAT=m
  2217. +CONFIG_HID_SAITEK=m
  2218. +CONFIG_HID_SAMSUNG=m
  2219. +CONFIG_HID_SONY=m
  2220. +CONFIG_SONY_FF=y
  2221. +CONFIG_HID_SPEEDLINK=m
  2222. +CONFIG_HID_STEAM=m
  2223. +CONFIG_HID_STEELSERIES=m
  2224. +CONFIG_HID_SUNPLUS=m
  2225. +CONFIG_HID_RMI=m
  2226. +CONFIG_HID_GREENASIA=m
  2227. +CONFIG_GREENASIA_FF=y
  2228. +CONFIG_HID_SMARTJOYPLUS=m
  2229. +CONFIG_SMARTJOYPLUS_FF=y
  2230. +CONFIG_HID_TIVO=m
  2231. +CONFIG_HID_TOPSEED=m
  2232. +CONFIG_HID_THINGM=m
  2233. +CONFIG_HID_THRUSTMASTER=m
  2234. +CONFIG_THRUSTMASTER_FF=y
  2235. +CONFIG_HID_UDRAW_PS3=m
  2236. +CONFIG_HID_U2FZERO=m
  2237. +CONFIG_HID_WACOM=m
  2238. +CONFIG_HID_WIIMOTE=m
  2239. +CONFIG_HID_XINMO=m
  2240. +CONFIG_HID_ZEROPLUS=m
  2241. +CONFIG_ZEROPLUS_FF=y
  2242. +CONFIG_HID_ZYDACRON=m
  2243. +CONFIG_HID_SENSOR_HUB=m
  2244. +CONFIG_HID_SENSOR_CUSTOM_SENSOR=m
  2245. +CONFIG_HID_ALPS=m
  2246. +CONFIG_HID_PID=y
  2247. +CONFIG_USB_HIDDEV=y
  2248. +CONFIG_I2C_HID=m
  2249. +CONFIG_USB_LED_TRIG=y
  2250. +CONFIG_USB=y
  2251. +CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
  2252. +CONFIG_USB_OTG=y
  2253. +CONFIG_USB_MON=y
  2254. +CONFIG_USB_XHCI_HCD=y
  2255. +CONFIG_USB_EHCI_HCD=y
  2256. +CONFIG_USB_EHCI_HCD_PLATFORM=y
  2257. +CONFIG_USB_MAX3421_HCD=y
  2258. +CONFIG_USB_OHCI_HCD=y
  2259. +CONFIG_USB_OHCI_HCD_PLATFORM=y
  2260. +CONFIG_USB_UHCI_HCD=y
  2261. +CONFIG_USB_U132_HCD=m
  2262. +CONFIG_USB_SL811_HCD=m
  2263. +CONFIG_USB_SL811_HCD_ISO=y
  2264. +CONFIG_USB_PRINTER=m
  2265. +CONFIG_USB_TMC=m
  2266. +CONFIG_USB_STORAGE=y
  2267. +CONFIG_USB_STORAGE_REALTEK=y
  2268. +CONFIG_USB_STORAGE_DATAFAB=y
  2269. +CONFIG_USB_STORAGE_FREECOM=y
  2270. +CONFIG_USB_STORAGE_ISD200=y
  2271. +CONFIG_USB_STORAGE_USBAT=y
  2272. +CONFIG_USB_STORAGE_SDDR09=y
  2273. +CONFIG_USB_STORAGE_SDDR55=y
  2274. +CONFIG_USB_STORAGE_JUMPSHOT=y
  2275. +CONFIG_USB_STORAGE_ALAUDA=y
  2276. +CONFIG_USB_STORAGE_ONETOUCH=y
  2277. +CONFIG_USB_STORAGE_KARMA=y
  2278. +CONFIG_USB_STORAGE_CYPRESS_ATACB=y
  2279. +CONFIG_USB_STORAGE_ENE_UB6250=y
  2280. +CONFIG_USB_UAS=y
  2281. +CONFIG_USB_MDC800=m
  2282. +CONFIG_USB_MICROTEK=m
  2283. +CONFIG_USBIP_CORE=m
  2284. +CONFIG_USBIP_VHCI_HCD=m
  2285. +CONFIG_USBIP_HOST=m
  2286. +CONFIG_USBIP_VUDC=m
  2287. +CONFIG_USB_MUSB_HDRC=y
  2288. +CONFIG_USB_DWC3=y
  2289. +CONFIG_USB_DWC3_ULPI=y
  2290. +CONFIG_USB_DWC2=y
  2291. +CONFIG_USB_DWC2_PCI=y
  2292. +CONFIG_USB_CHIPIDEA=y
  2293. +CONFIG_USB_CHIPIDEA_UDC=y
  2294. +CONFIG_USB_CHIPIDEA_HOST=y
  2295. +CONFIG_USB_ISP1760=y
  2296. +CONFIG_USB_SERIAL=y
  2297. +CONFIG_USB_SERIAL_CONSOLE=y
  2298. +CONFIG_USB_SERIAL_GENERIC=y
  2299. +CONFIG_USB_SERIAL_SIMPLE=m
  2300. +CONFIG_USB_SERIAL_AIRCABLE=m
  2301. +CONFIG_USB_SERIAL_ARK3116=m
  2302. +CONFIG_USB_SERIAL_BELKIN=m
  2303. +CONFIG_USB_SERIAL_CH341=m
  2304. +CONFIG_USB_SERIAL_WHITEHEAT=m
  2305. +CONFIG_USB_SERIAL_DIGI_ACCELEPORT=m
  2306. +CONFIG_USB_SERIAL_CP210X=m
  2307. +CONFIG_USB_SERIAL_CYPRESS_M8=m
  2308. +CONFIG_USB_SERIAL_EMPEG=m
  2309. +CONFIG_USB_SERIAL_FTDI_SIO=m
  2310. +CONFIG_USB_SERIAL_VISOR=m
  2311. +CONFIG_USB_SERIAL_IPAQ=m
  2312. +CONFIG_USB_SERIAL_IR=m
  2313. +CONFIG_USB_SERIAL_EDGEPORT=m
  2314. +CONFIG_USB_SERIAL_EDGEPORT_TI=m
  2315. +CONFIG_USB_SERIAL_F81232=m
  2316. +CONFIG_USB_SERIAL_F8153X=m
  2317. +CONFIG_USB_SERIAL_GARMIN=m
  2318. +CONFIG_USB_SERIAL_IPW=m
  2319. +CONFIG_USB_SERIAL_IUU=m
  2320. +CONFIG_USB_SERIAL_KEYSPAN_PDA=m
  2321. +CONFIG_USB_SERIAL_KEYSPAN=m
  2322. +CONFIG_USB_SERIAL_KLSI=m
  2323. +CONFIG_USB_SERIAL_KOBIL_SCT=m
  2324. +CONFIG_USB_SERIAL_MCT_U232=m
  2325. +CONFIG_USB_SERIAL_METRO=m
  2326. +CONFIG_USB_SERIAL_MOS7720=m
  2327. +CONFIG_USB_SERIAL_MOS7840=m
  2328. +CONFIG_USB_SERIAL_MXUPORT=m
  2329. +CONFIG_USB_SERIAL_NAVMAN=m
  2330. +CONFIG_USB_SERIAL_PL2303=m
  2331. +CONFIG_USB_SERIAL_OTI6858=m
  2332. +CONFIG_USB_SERIAL_QCAUX=m
  2333. +CONFIG_USB_SERIAL_QUALCOMM=m
  2334. +CONFIG_USB_SERIAL_SPCP8X5=m
  2335. +CONFIG_USB_SERIAL_SAFE=m
  2336. +CONFIG_USB_SERIAL_SAFE_PADDED=y
  2337. +CONFIG_USB_SERIAL_SIERRAWIRELESS=m
  2338. +CONFIG_USB_SERIAL_SYMBOL=m
  2339. +CONFIG_USB_SERIAL_TI=m
  2340. +CONFIG_USB_SERIAL_CYBERJACK=m
  2341. +CONFIG_USB_SERIAL_XIRCOM=m
  2342. +CONFIG_USB_SERIAL_OPTION=m
  2343. +CONFIG_USB_SERIAL_OMNINET=m
  2344. +CONFIG_USB_SERIAL_OPTICON=m
  2345. +CONFIG_USB_SERIAL_XSENS_MT=m
  2346. +CONFIG_USB_SERIAL_WISHBONE=m
  2347. +CONFIG_USB_SERIAL_SSU100=m
  2348. +CONFIG_USB_SERIAL_QT2=m
  2349. +CONFIG_USB_SERIAL_UPD78F0730=m
  2350. +CONFIG_USB_SERIAL_DEBUG=m
  2351. +CONFIG_USB_EMI62=m
  2352. +CONFIG_USB_EMI26=m
  2353. +CONFIG_USB_ADUTUX=m
  2354. +CONFIG_USB_SEVSEG=m
  2355. +CONFIG_USB_LEGOTOWER=m
  2356. +CONFIG_USB_LCD=m
  2357. +CONFIG_USB_IDMOUSE=m
  2358. +CONFIG_USB_FTDI_ELAN=m
  2359. +CONFIG_USB_APPLEDISPLAY=m
  2360. +CONFIG_USB_SISUSBVGA=m
  2361. +CONFIG_USB_SISUSBVGA_CON=y
  2362. +CONFIG_USB_LD=m
  2363. +CONFIG_USB_TRANCEVIBRATOR=m
  2364. +CONFIG_USB_IOWARRIOR=m
  2365. +CONFIG_USB_ISIGHTFW=m
  2366. +CONFIG_USB_YUREX=m
  2367. +CONFIG_USB_HSIC_USB3503=y
  2368. +CONFIG_USB_HSIC_USB4604=y
  2369. +CONFIG_USB_CHAOSKEY=m
  2370. +CONFIG_USB_ATM=m
  2371. +CONFIG_USB_CXACRU=m
  2372. +CONFIG_USB_UEAGLEATM=m
  2373. +CONFIG_USB_XUSBATM=m
  2374. +CONFIG_USB_GPIO_VBUS=y
  2375. +CONFIG_USB_ISP1301=y
  2376. +CONFIG_USB_ULPI=y
  2377. +CONFIG_USB_GADGET=y
  2378. +CONFIG_USB_GADGET_VBUS_DRAW=500
  2379. +CONFIG_USB_CONFIGFS=m
  2380. +CONFIG_USB_CONFIGFS_SERIAL=y
  2381. +CONFIG_USB_CONFIGFS_ACM=y
  2382. +CONFIG_USB_CONFIGFS_OBEX=y
  2383. +CONFIG_USB_CONFIGFS_NCM=y
  2384. +CONFIG_USB_CONFIGFS_ECM=y
  2385. +CONFIG_USB_CONFIGFS_ECM_SUBSET=y
  2386. +CONFIG_USB_CONFIGFS_RNDIS=y
  2387. +CONFIG_USB_CONFIGFS_EEM=y
  2388. +CONFIG_USB_CONFIGFS_MASS_STORAGE=y
  2389. +CONFIG_USB_CONFIGFS_F_FS=y
  2390. +CONFIG_USB_CONFIGFS_F_UAC1=y
  2391. +CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
  2392. +CONFIG_USB_CONFIGFS_F_UAC2=y
  2393. +CONFIG_USB_CONFIGFS_F_MIDI=y
  2394. +CONFIG_USB_CONFIGFS_F_HID=y
  2395. +CONFIG_USB_CONFIGFS_F_UVC=y
  2396. +CONFIG_USB_CONFIGFS_F_PRINTER=y
  2397. +CONFIG_USB_CONFIGFS_F_TCM=y
  2398. +CONFIG_USB_AUDIO=m
  2399. +CONFIG_GADGET_UAC1=y
  2400. +CONFIG_USB_ETH=m
  2401. +CONFIG_USB_ETH_EEM=y
  2402. +CONFIG_USB_G_NCM=m
  2403. +CONFIG_USB_GADGETFS=m
  2404. +CONFIG_USB_FUNCTIONFS=m
  2405. +CONFIG_USB_FUNCTIONFS_ETH=y
  2406. +CONFIG_USB_FUNCTIONFS_RNDIS=y
  2407. +CONFIG_USB_FUNCTIONFS_GENERIC=y
  2408. +CONFIG_USB_MASS_STORAGE=m
  2409. +CONFIG_USB_GADGET_TARGET=m
  2410. +CONFIG_USB_G_SERIAL=m
  2411. +CONFIG_USB_MIDI_GADGET=m
  2412. +CONFIG_USB_G_PRINTER=m
  2413. +CONFIG_USB_CDC_COMPOSITE=m
  2414. +CONFIG_USB_G_ACM_MS=m
  2415. +CONFIG_USB_G_MULTI=m
  2416. +CONFIG_USB_G_MULTI_CDC=y
  2417. +CONFIG_USB_G_HID=m
  2418. +CONFIG_USB_G_WEBCAM=m
  2419. +CONFIG_TYPEC=y
  2420. +CONFIG_TYPEC_TCPM=y
  2421. +CONFIG_TYPEC_TCPCI=y
  2422. +CONFIG_TYPEC_FUSB302=y
  2423. +CONFIG_TYPEC_DP_ALTMODE=y
  2424. +CONFIG_MMC=y
  2425. +CONFIG_PWRSEQ_SD8787=m
  2426. +CONFIG_MMC_BLOCK_MINORS=32
  2427. +CONFIG_SDIO_UART=m
  2428. +CONFIG_MMC_ARMMMCI=y
  2429. +# CONFIG_MMC_STM32_SDMMC is not set
  2430. +CONFIG_MMC_SDHCI=y
  2431. +CONFIG_MMC_SDHCI_PCI=y
  2432. +CONFIG_MMC_SDHCI_ACPI=y
  2433. +CONFIG_MMC_SDHCI_PLTFM=y
  2434. +CONFIG_MMC_SDHCI_OF_ARASAN=y
  2435. +CONFIG_MMC_SDHCI_OF_AT91=y
  2436. +CONFIG_MMC_SDHCI_CADENCE=y
  2437. +CONFIG_MMC_SDHCI_F_SDH30=y
  2438. +CONFIG_MMC_TIFM_SD=y
  2439. +CONFIG_MMC_SPI=y
  2440. +CONFIG_MMC_CB710=y
  2441. +CONFIG_MMC_VIA_SDMMC=y
  2442. +CONFIG_MMC_DW=y
  2443. +CONFIG_MMC_DW_EXYNOS=y
  2444. +CONFIG_MMC_DW_K3=y
  2445. +CONFIG_MMC_DW_PCI=y
  2446. +CONFIG_MMC_DW_ROCKCHIP=y
  2447. +CONFIG_MMC_VUB300=m
  2448. +CONFIG_MMC_USHC=m
  2449. +CONFIG_MMC_USDHI6ROL0=y
  2450. +CONFIG_MMC_TOSHIBA_PCI=y
  2451. +CONFIG_MMC_MTK=y
  2452. +CONFIG_MMC_SDHCI_XENON=y
  2453. +CONFIG_MEMSTICK=m
  2454. +CONFIG_MSPRO_BLOCK=m
  2455. +CONFIG_MEMSTICK_TIFM_MS=m
  2456. +CONFIG_MEMSTICK_JMICRON_38X=m
  2457. +CONFIG_MEMSTICK_R592=m
  2458. +CONFIG_LEDS_CLASS=y
  2459. +CONFIG_LEDS_CLASS_FLASH=m
  2460. +CONFIG_LEDS_LM3530=m
  2461. +CONFIG_LEDS_GPIO=y
  2462. +CONFIG_LEDS_LP3944=m
  2463. +CONFIG_LEDS_PCA955X=m
  2464. +CONFIG_LEDS_PCA963X=m
  2465. +CONFIG_LEDS_PWM=m
  2466. +CONFIG_LEDS_LT3593=m
  2467. +CONFIG_LEDS_BLINKM=m
  2468. +CONFIG_LEDS_SYSCON=y
  2469. +CONFIG_LEDS_USER=m
  2470. +CONFIG_LEDS_TRIGGER_TIMER=y
  2471. +CONFIG_LEDS_TRIGGER_ONESHOT=y
  2472. +CONFIG_LEDS_TRIGGER_DISK=y
  2473. +CONFIG_LEDS_TRIGGER_MTD=y
  2474. +CONFIG_LEDS_TRIGGER_HEARTBEAT=y
  2475. +CONFIG_LEDS_TRIGGER_BACKLIGHT=y
  2476. +CONFIG_LEDS_TRIGGER_CPU=y
  2477. +CONFIG_LEDS_TRIGGER_ACTIVITY=y
  2478. +CONFIG_LEDS_TRIGGER_GPIO=y
  2479. +CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
  2480. +CONFIG_LEDS_TRIGGER_TRANSIENT=y
  2481. +CONFIG_LEDS_TRIGGER_CAMERA=y
  2482. +CONFIG_LEDS_TRIGGER_PANIC=y
  2483. +CONFIG_LEDS_TRIGGER_NETDEV=y
  2484. +CONFIG_LEDS_TRIGGER_PATTERN=m
  2485. +CONFIG_LEDS_TRIGGER_AUDIO=m
  2486. +CONFIG_ACCESSIBILITY=y
  2487. +CONFIG_A11Y_BRAILLE_CONSOLE=y
  2488. +CONFIG_EDAC=y
  2489. +CONFIG_EDAC_XGENE=m
  2490. +CONFIG_RTC_CLASS=y
  2491. +# CONFIG_RTC_SYSTOHC is not set
  2492. +CONFIG_RTC_INTF_DEV_UIE_EMUL=y
  2493. +CONFIG_RTC_DRV_ABX80X=m
  2494. +CONFIG_RTC_DRV_DS1307=m
  2495. +CONFIG_RTC_DRV_DS1374=m
  2496. +CONFIG_RTC_DRV_DS1374_WDT=y
  2497. +CONFIG_RTC_DRV_DS1672=m
  2498. +CONFIG_RTC_DRV_MAX6900=m
  2499. +CONFIG_RTC_DRV_RK808=y
  2500. +CONFIG_RTC_DRV_RS5C372=m
  2501. +CONFIG_RTC_DRV_ISL1208=m
  2502. +CONFIG_RTC_DRV_ISL12022=m
  2503. +CONFIG_RTC_DRV_X1205=m
  2504. +CONFIG_RTC_DRV_PCF8523=m
  2505. +CONFIG_RTC_DRV_PCF85063=m
  2506. +CONFIG_RTC_DRV_PCF85363=m
  2507. +CONFIG_RTC_DRV_PCF8563=m
  2508. +CONFIG_RTC_DRV_PCF8583=m
  2509. +CONFIG_RTC_DRV_M41T80=m
  2510. +CONFIG_RTC_DRV_M41T80_WDT=y
  2511. +CONFIG_RTC_DRV_BQ32K=m
  2512. +CONFIG_RTC_DRV_FM3130=m
  2513. +CONFIG_RTC_DRV_RX8581=m
  2514. +CONFIG_RTC_DRV_RX8025=m
  2515. +CONFIG_RTC_DRV_EM3027=m
  2516. +CONFIG_RTC_DRV_DS3232=m
  2517. +CONFIG_RTC_DRV_PCF2127=m
  2518. +CONFIG_RTC_DRV_RV3029C2=m
  2519. +CONFIG_RTC_DRV_DS1286=m
  2520. +CONFIG_RTC_DRV_DS1511=m
  2521. +CONFIG_RTC_DRV_DS1553=m
  2522. +CONFIG_RTC_DRV_DS1685_FAMILY=m
  2523. +CONFIG_RTC_DRV_DS1742=m
  2524. +CONFIG_RTC_DRV_DS2404=m
  2525. +CONFIG_RTC_DRV_EFI=y
  2526. +CONFIG_RTC_DRV_STK17TA8=m
  2527. +CONFIG_RTC_DRV_M48T35=m
  2528. +CONFIG_RTC_DRV_M48T59=m
  2529. +CONFIG_RTC_DRV_MSM6242=m
  2530. +CONFIG_RTC_DRV_BQ4802=m
  2531. +CONFIG_RTC_DRV_RP5C01=m
  2532. +CONFIG_RTC_DRV_V3020=m
  2533. +CONFIG_RTC_DRV_CROS_EC=y
  2534. +CONFIG_RTC_DRV_PL031=y
  2535. +CONFIG_MV_XOR_V2=y
  2536. +CONFIG_PL330_DMA=y
  2537. +CONFIG_QCOM_HIDMA_MGMT=y
  2538. +CONFIG_QCOM_HIDMA=y
  2539. +CONFIG_DW_DMAC=m
  2540. +CONFIG_DW_DMAC_PCI=m
  2541. +CONFIG_ASYNC_TX_DMA=y
  2542. +CONFIG_AUXDISPLAY=y
  2543. +CONFIG_UIO_CIF=m
  2544. +CONFIG_UIO_AEC=m
  2545. +CONFIG_UIO_SERCOS3=m
  2546. +CONFIG_UIO_PCI_GENERIC=m
  2547. +CONFIG_VFIO=m
  2548. +CONFIG_VFIO_PCI=m
  2549. +CONFIG_VFIO_PLATFORM=m
  2550. +CONFIG_VFIO_AMBA=m
  2551. +CONFIG_VFIO_PLATFORM_CALXEDAXGMAC_RESET=m
  2552. +CONFIG_VFIO_PLATFORM_AMDXGBE_RESET=m
  2553. +CONFIG_VIRTIO_PCI=y
  2554. +CONFIG_VIRTIO_BALLOON=m
  2555. +CONFIG_VIRTIO_INPUT=m
  2556. +CONFIG_VIRTIO_MMIO=m
  2557. +CONFIG_VHOST_NET=m
  2558. +CONFIG_VHOST_SCSI=m
  2559. +CONFIG_VHOST_VSOCK=m
  2560. +CONFIG_STAGING=y
  2561. +CONFIG_PRISM2_USB=m
  2562. +CONFIG_RTL8192U=m
  2563. +CONFIG_RTLLIB=m
  2564. +CONFIG_RTL8192E=m
  2565. +CONFIG_R8712U=m
  2566. +CONFIG_R8188EU=m
  2567. +CONFIG_ADIS16203=m
  2568. +CONFIG_ADIS16240=m
  2569. +CONFIG_AD7816=m
  2570. +CONFIG_AD7280=m
  2571. +CONFIG_ADT7316=m
  2572. +CONFIG_ADT7316_I2C=m
  2573. +CONFIG_AD7150=m
  2574. +CONFIG_AD7746=m
  2575. +CONFIG_AD9832=m
  2576. +CONFIG_AD9834=m
  2577. +CONFIG_AD5933=m
  2578. +CONFIG_ADE7854=m
  2579. +CONFIG_AD2S1210=m
  2580. +CONFIG_STAGING_MEDIA=y
  2581. +CONFIG_VIDEO_HANTRO=y
  2582. +CONFIG_VIDEO_USBVISION=m
  2583. +CONFIG_FB_TFT=m
  2584. +CONFIG_FB_TFT_AGM1264K_FL=m
  2585. +CONFIG_FB_TFT_BD663474=m
  2586. +CONFIG_FB_TFT_HX8340BN=m
  2587. +CONFIG_FB_TFT_HX8347D=m
  2588. +CONFIG_FB_TFT_HX8353D=m
  2589. +CONFIG_FB_TFT_HX8357D=m
  2590. +CONFIG_FB_TFT_ILI9163=m
  2591. +CONFIG_FB_TFT_ILI9320=m
  2592. +CONFIG_FB_TFT_ILI9325=m
  2593. +CONFIG_FB_TFT_ILI9340=m
  2594. +CONFIG_FB_TFT_ILI9341=m
  2595. +CONFIG_FB_TFT_ILI9481=m
  2596. +CONFIG_FB_TFT_ILI9486=m
  2597. +CONFIG_FB_TFT_PCD8544=m
  2598. +CONFIG_FB_TFT_RA8875=m
  2599. +CONFIG_FB_TFT_S6D02A1=m
  2600. +CONFIG_FB_TFT_S6D1121=m
  2601. +CONFIG_FB_TFT_SH1106=m
  2602. +CONFIG_FB_TFT_SSD1289=m
  2603. +CONFIG_FB_TFT_SSD1305=m
  2604. +CONFIG_FB_TFT_SSD1306=m
  2605. +CONFIG_FB_TFT_SSD1331=m
  2606. +CONFIG_FB_TFT_SSD1351=m
  2607. +CONFIG_FB_TFT_ST7735R=m
  2608. +CONFIG_FB_TFT_ST7789V=m
  2609. +CONFIG_FB_TFT_TINYLCD=m
  2610. +CONFIG_FB_TFT_TLS8204=m
  2611. +CONFIG_FB_TFT_UC1611=m
  2612. +CONFIG_FB_TFT_UC1701=m
  2613. +CONFIG_FB_TFT_UPD161704=m
  2614. +CONFIG_FB_TFT_WATTEROTT=m
  2615. +CONFIG_MFD_CROS_EC=y
  2616. +CONFIG_CHROMEOS_TBMC=m
  2617. +CONFIG_CROS_EC_I2C=y
  2618. +CONFIG_CROS_EC_RPMSG=m
  2619. +CONFIG_CROS_EC_SPI=y
  2620. +CONFIG_CROS_KBD_LED_BACKLIGHT=y
  2621. +CONFIG_CROS_EC_LIGHTBAR=m
  2622. +CONFIG_CROS_EC_VBC=m
  2623. +CONFIG_CROS_EC_DEBUGFS=m
  2624. +CONFIG_CROS_EC_SYSFS=m
  2625. +CONFIG_COMMON_CLK_VERSATILE=y
  2626. +CONFIG_CLK_SP810=y
  2627. +CONFIG_CLK_VEXPRESS_OSC=y
  2628. +CONFIG_COMMON_CLK_RK808=y
  2629. +CONFIG_COMMON_CLK_SCPI=y
  2630. +CONFIG_COMMON_CLK_XGENE=y
  2631. +CONFIG_COMMON_CLK_PWM=y
  2632. +CONFIG_HWSPINLOCK=y
  2633. +CONFIG_ARM_MHU=y
  2634. +CONFIG_PLATFORM_MHU=y
  2635. +CONFIG_ROCKCHIP_MBOX=y
  2636. +CONFIG_IOMMU_IO_PGTABLE_ARMV7S=y
  2637. +CONFIG_ROCKCHIP_IOMMU=y
  2638. +CONFIG_ARM_SMMU=y
  2639. +CONFIG_ARM_SMMU_V3=y
  2640. +CONFIG_REMOTEPROC=y
  2641. +CONFIG_RPMSG_CHAR=y
  2642. +CONFIG_RPMSG_QCOM_GLINK_RPM=y
  2643. +CONFIG_ROCKCHIP_PM_DOMAINS=y
  2644. +CONFIG_ROCKCHIP_SUSPEND_MODE=y
  2645. +CONFIG_DEVFREQ_GOV_PERFORMANCE=y
  2646. +CONFIG_ARM_RK3399_DMC_DEVFREQ=y
  2647. +CONFIG_EXTCON_ADC_JACK=m
  2648. +CONFIG_EXTCON_GPIO=y
  2649. +CONFIG_EXTCON_USB_GPIO=y
  2650. +CONFIG_EXTCON_USBC_CROS_EC=y
  2651. +CONFIG_MEMORY=y
  2652. +CONFIG_IIO=y
  2653. +CONFIG_IIO_BUFFER_CB=y
  2654. +CONFIG_IIO_BUFFER_HW_CONSUMER=m
  2655. +CONFIG_IIO_SW_DEVICE=m
  2656. +CONFIG_IIO_SW_TRIGGER=m
  2657. +CONFIG_ADIS16201=m
  2658. +CONFIG_ADIS16209=m
  2659. +CONFIG_ADXL345_I2C=m
  2660. +CONFIG_ADXL345_SPI=m
  2661. +CONFIG_ADXL372_SPI=m
  2662. +CONFIG_ADXL372_I2C=m
  2663. +CONFIG_BMA180=m
  2664. +CONFIG_BMA220=m
  2665. +CONFIG_BMC150_ACCEL=m
  2666. +CONFIG_DA280=m
  2667. +CONFIG_DA311=m
  2668. +CONFIG_DMARD06=m
  2669. +CONFIG_DMARD09=m
  2670. +CONFIG_DMARD10=m
  2671. +CONFIG_HID_SENSOR_ACCEL_3D=m
  2672. +CONFIG_IIO_CROS_EC_ACCEL_LEGACY=m
  2673. +CONFIG_IIO_ST_ACCEL_3AXIS=m
  2674. +CONFIG_KXSD9=m
  2675. +CONFIG_KXCJK1013=m
  2676. +CONFIG_MC3230=m
  2677. +CONFIG_MMA7455_I2C=m
  2678. +CONFIG_MMA7455_SPI=m
  2679. +CONFIG_MMA7660=m
  2680. +CONFIG_MMA8452=m
  2681. +CONFIG_MMA9551=m
  2682. +CONFIG_MMA9553=m
  2683. +CONFIG_MXC4005=m
  2684. +CONFIG_MXC6255=m
  2685. +CONFIG_SCA3000=m
  2686. +CONFIG_STK8312=m
  2687. +CONFIG_STK8BA50=m
  2688. +CONFIG_AD7124=m
  2689. +CONFIG_AD7192=m
  2690. +CONFIG_AD7266=m
  2691. +CONFIG_AD7291=m
  2692. +CONFIG_AD7298=m
  2693. +CONFIG_AD7476=m
  2694. +CONFIG_AD7606_IFACE_PARALLEL=m
  2695. +CONFIG_AD7606_IFACE_SPI=m
  2696. +CONFIG_AD7766=m
  2697. +CONFIG_AD7768_1=m
  2698. +CONFIG_AD7780=m
  2699. +CONFIG_AD7791=m
  2700. +CONFIG_AD7793=m
  2701. +CONFIG_AD7887=m
  2702. +CONFIG_AD7923=m
  2703. +CONFIG_AD7949=m
  2704. +CONFIG_AD799X=m
  2705. +CONFIG_AXP20X_ADC=m
  2706. +CONFIG_AXP288_ADC=m
  2707. +CONFIG_CC10001_ADC=m
  2708. +CONFIG_ENVELOPE_DETECTOR=m
  2709. +CONFIG_HI8435=m
  2710. +CONFIG_HX711=m
  2711. +CONFIG_INA2XX_ADC=m
  2712. +CONFIG_LTC2471=m
  2713. +CONFIG_LTC2485=m
  2714. +CONFIG_LTC2497=m
  2715. +CONFIG_MAX1027=m
  2716. +CONFIG_MAX11100=m
  2717. +CONFIG_MAX1118=m
  2718. +CONFIG_MAX1363=m
  2719. +CONFIG_MAX9611=m
  2720. +CONFIG_MCP320X=m
  2721. +CONFIG_MCP3422=m
  2722. +CONFIG_MCP3911=m
  2723. +CONFIG_NAU7802=m
  2724. +CONFIG_QCOM_SPMI_IADC=m
  2725. +CONFIG_QCOM_SPMI_VADC=y
  2726. +CONFIG_QCOM_SPMI_ADC5=m
  2727. +CONFIG_ROCKCHIP_SARADC=m
  2728. +CONFIG_SD_ADC_MODULATOR=m
  2729. +CONFIG_TI_ADC081C=m
  2730. +CONFIG_TI_ADC0832=m
  2731. +CONFIG_TI_ADC084S021=m
  2732. +CONFIG_TI_ADC12138=m
  2733. +CONFIG_TI_ADC108S102=m
  2734. +CONFIG_TI_ADC128S052=m
  2735. +CONFIG_TI_ADC161S626=m
  2736. +CONFIG_TI_ADS1015=m
  2737. +CONFIG_TI_ADS7950=m
  2738. +CONFIG_TI_ADS8344=m
  2739. +CONFIG_TI_ADS8688=m
  2740. +CONFIG_TI_ADS124S08=m
  2741. +CONFIG_TI_TLC4541=m
  2742. +CONFIG_VF610_ADC=m
  2743. +CONFIG_VIPERBOARD_ADC=m
  2744. +CONFIG_IIO_RESCALE=m
  2745. +CONFIG_AD8366=m
  2746. +CONFIG_ATLAS_PH_SENSOR=m
  2747. +CONFIG_BME680=m
  2748. +CONFIG_CCS811=m
  2749. +CONFIG_IAQCORE=m
  2750. +CONFIG_PMS7003=m
  2751. +CONFIG_SENSIRION_SGP30=m
  2752. +CONFIG_SPS30=m
  2753. +CONFIG_VZ89X=m
  2754. +CONFIG_IIO_CROS_EC_SENSORS_CORE=m
  2755. +CONFIG_IIO_CROS_EC_SENSORS=m
  2756. +CONFIG_AD5064=m
  2757. +CONFIG_AD5360=m
  2758. +CONFIG_AD5380=m
  2759. +CONFIG_AD5421=m
  2760. +CONFIG_AD5446=m
  2761. +CONFIG_AD5449=m
  2762. +CONFIG_AD5592R=m
  2763. +CONFIG_AD5593R=m
  2764. +CONFIG_AD5504=m
  2765. +CONFIG_AD5624R_SPI=m
  2766. +CONFIG_AD5686_SPI=m
  2767. +CONFIG_AD5696_I2C=m
  2768. +CONFIG_AD5755=m
  2769. +CONFIG_AD5758=m
  2770. +CONFIG_AD5761=m
  2771. +CONFIG_AD5764=m
  2772. +CONFIG_AD5791=m
  2773. +CONFIG_AD7303=m
  2774. +CONFIG_AD8801=m
  2775. +CONFIG_DPOT_DAC=m
  2776. +CONFIG_DS4424=m
  2777. +CONFIG_LTC1660=m
  2778. +CONFIG_LTC2632=m
  2779. +CONFIG_M62332=m
  2780. +CONFIG_MAX517=m
  2781. +CONFIG_MAX5821=m
  2782. +CONFIG_MCP4725=m
  2783. +CONFIG_MCP4922=m
  2784. +CONFIG_TI_DAC082S085=m
  2785. +CONFIG_TI_DAC5571=m
  2786. +CONFIG_TI_DAC7311=m
  2787. +CONFIG_TI_DAC7612=m
  2788. +CONFIG_VF610_DAC=m
  2789. +CONFIG_AD9523=m
  2790. +CONFIG_ADF4350=m
  2791. +CONFIG_ADIS16080=m
  2792. +CONFIG_ADIS16130=m
  2793. +CONFIG_ADIS16136=m
  2794. +CONFIG_ADIS16260=m
  2795. +CONFIG_ADXRS450=m
  2796. +CONFIG_BMG160=m
  2797. +CONFIG_FXAS21002C=m
  2798. +CONFIG_HID_SENSOR_GYRO_3D=m
  2799. +CONFIG_MPU3050_I2C=m
  2800. +CONFIG_IIO_ST_GYRO_3AXIS=m
  2801. +CONFIG_ITG3200=m
  2802. +CONFIG_AFE4403=m
  2803. +CONFIG_AFE4404=m
  2804. +CONFIG_MAX30100=m
  2805. +CONFIG_MAX30102=m
  2806. +CONFIG_AM2315=m
  2807. +CONFIG_DHT11=m
  2808. +CONFIG_HDC100X=m
  2809. +CONFIG_HID_SENSOR_HUMIDITY=m
  2810. +CONFIG_HTS221=m
  2811. +CONFIG_HTU21=m
  2812. +CONFIG_SI7005=m
  2813. +CONFIG_SI7020=m
  2814. +CONFIG_ADIS16400=m
  2815. +CONFIG_ADIS16480=m
  2816. +CONFIG_BMI160_I2C=m
  2817. +CONFIG_BMI160_SPI=m
  2818. +CONFIG_KMX61=m
  2819. +CONFIG_INV_MPU6050_I2C=m
  2820. +CONFIG_INV_MPU6050_SPI=m
  2821. +CONFIG_IIO_ST_LSM6DSX=m
  2822. +CONFIG_ACPI_ALS=m
  2823. +CONFIG_ADJD_S311=m
  2824. +CONFIG_AL3320A=m
  2825. +CONFIG_APDS9300=m
  2826. +CONFIG_APDS9960=m
  2827. +CONFIG_BH1750=m
  2828. +CONFIG_BH1780=m
  2829. +CONFIG_CM32181=m
  2830. +CONFIG_CM3232=m
  2831. +CONFIG_CM3323=m
  2832. +CONFIG_CM3605=m
  2833. +CONFIG_CM36651=m
  2834. +CONFIG_IIO_CROS_EC_LIGHT_PROX=m
  2835. +CONFIG_GP2AP020A00F=m
  2836. +CONFIG_SENSORS_ISL29018=m
  2837. +CONFIG_SENSORS_ISL29028=m
  2838. +CONFIG_ISL29125=m
  2839. +CONFIG_HID_SENSOR_ALS=m
  2840. +CONFIG_HID_SENSOR_PROX=m
  2841. +CONFIG_JSA1212=m
  2842. +CONFIG_RPR0521=m
  2843. +CONFIG_LTR501=m
  2844. +CONFIG_LV0104CS=m
  2845. +CONFIG_MAX44000=m
  2846. +CONFIG_MAX44009=m
  2847. +CONFIG_OPT3001=m
  2848. +CONFIG_PA12203001=m
  2849. +CONFIG_SI1133=m
  2850. +CONFIG_SI1145=m
  2851. +CONFIG_STK3310=m
  2852. +CONFIG_ST_UVIS25=m
  2853. +CONFIG_TCS3414=m
  2854. +CONFIG_TCS3472=m
  2855. +CONFIG_SENSORS_TSL2563=m
  2856. +CONFIG_TSL2583=m
  2857. +CONFIG_TSL2772=m
  2858. +CONFIG_TSL4531=m
  2859. +CONFIG_US5182D=m
  2860. +CONFIG_VCNL4000=m
  2861. +CONFIG_VCNL4035=m
  2862. +CONFIG_VEML6070=m
  2863. +CONFIG_VL6180=m
  2864. +CONFIG_ZOPT2201=m
  2865. +CONFIG_AK8974=m
  2866. +CONFIG_AK09911=m
  2867. +CONFIG_BMC150_MAGN_I2C=m
  2868. +CONFIG_BMC150_MAGN_SPI=m
  2869. +CONFIG_MAG3110=m
  2870. +CONFIG_HID_SENSOR_MAGNETOMETER_3D=m
  2871. +CONFIG_MMC35240=m
  2872. +CONFIG_IIO_ST_MAGN_3AXIS=m
  2873. +CONFIG_SENSORS_HMC5843_I2C=m
  2874. +CONFIG_SENSORS_HMC5843_SPI=m
  2875. +CONFIG_SENSORS_RM3100_I2C=m
  2876. +CONFIG_SENSORS_RM3100_SPI=m
  2877. +CONFIG_IIO_MUX=y
  2878. +CONFIG_HID_SENSOR_INCLINOMETER_3D=m
  2879. +CONFIG_HID_SENSOR_DEVICE_ROTATION=m
  2880. +CONFIG_IIO_HRTIMER_TRIGGER=m
  2881. +CONFIG_IIO_INTERRUPT_TRIGGER=m
  2882. +CONFIG_IIO_TIGHTLOOP_TRIGGER=m
  2883. +CONFIG_IIO_SYSFS_TRIGGER=m
  2884. +CONFIG_AD5272=m
  2885. +CONFIG_DS1803=m
  2886. +CONFIG_MAX5481=m
  2887. +CONFIG_MAX5487=m
  2888. +CONFIG_MCP4018=m
  2889. +CONFIG_MCP4131=m
  2890. +CONFIG_MCP4531=m
  2891. +CONFIG_MCP41010=m
  2892. +CONFIG_TPL0102=m
  2893. +CONFIG_LMP91000=m
  2894. +CONFIG_ABP060MG=m
  2895. +CONFIG_BMP280=m
  2896. +CONFIG_IIO_CROS_EC_BARO=m
  2897. +CONFIG_HID_SENSOR_PRESS=m
  2898. +CONFIG_HP03=m
  2899. +CONFIG_MPL115_I2C=m
  2900. +CONFIG_MPL115_SPI=m
  2901. +CONFIG_MPL3115=m
  2902. +CONFIG_MS5611=m
  2903. +CONFIG_MS5611_I2C=m
  2904. +CONFIG_MS5611_SPI=m
  2905. +CONFIG_MS5637=m
  2906. +CONFIG_IIO_ST_PRESS=m
  2907. +CONFIG_T5403=m
  2908. +CONFIG_HP206C=m
  2909. +CONFIG_ZPA2326=m
  2910. +CONFIG_AS3935=m
  2911. +CONFIG_ISL29501=m
  2912. +CONFIG_LIDAR_LITE_V2=m
  2913. +CONFIG_MB1232=m
  2914. +CONFIG_RFD77402=m
  2915. +CONFIG_SRF04=m
  2916. +CONFIG_SX9500=m
  2917. +CONFIG_SRF08=m
  2918. +CONFIG_VL53L0X_I2C=m
  2919. +CONFIG_AD2S90=m
  2920. +CONFIG_AD2S1200=m
  2921. +CONFIG_MAXIM_THERMOCOUPLE=m
  2922. +CONFIG_HID_SENSOR_TEMP=m
  2923. +CONFIG_MLX90614=m
  2924. +CONFIG_MLX90632=m
  2925. +CONFIG_TMP006=m
  2926. +CONFIG_TMP007=m
  2927. +CONFIG_TSYS01=m
  2928. +CONFIG_TSYS02D=m
  2929. +CONFIG_MAX31856=m
  2930. +CONFIG_PWM_CROS_EC=m
  2931. +CONFIG_PWM_ROCKCHIP=y
  2932. +CONFIG_PHY_XGENE=y
  2933. +CONFIG_PHY_QCOM_USB_HS=y
  2934. +CONFIG_PHY_QCOM_USB_HSIC=y
  2935. +CONFIG_PHY_ROCKCHIP_DP=y
  2936. +CONFIG_PHY_ROCKCHIP_EMMC=y
  2937. +CONFIG_PHY_ROCKCHIP_INNO_HDMI=y
  2938. +CONFIG_PHY_ROCKCHIP_INNO_USB2=y
  2939. +CONFIG_PHY_ROCKCHIP_PCIE=y
  2940. +CONFIG_PHY_ROCKCHIP_TYPEC=y
  2941. +CONFIG_POWERCAP=y
  2942. +CONFIG_ARM_CCI_PMU=y
  2943. +CONFIG_ARM_CCN=y
  2944. +CONFIG_HISI_PMU=y
  2945. +CONFIG_LIBNVDIMM=y
  2946. +CONFIG_BLK_DEV_PMEM=m
  2947. +CONFIG_ND_BLK=m
  2948. +CONFIG_ROCKCHIP_EFUSE=y
  2949. +CONFIG_MUX_GPIO=y
  2950. +CONFIG_VALIDATE_FS_PARSER=y
  2951. +CONFIG_EXT4_FS=y
  2952. +CONFIG_EXT4_FS_POSIX_ACL=y
  2953. +CONFIG_EXT4_FS_SECURITY=y
  2954. +CONFIG_REISERFS_FS=m
  2955. +CONFIG_REISERFS_PROC_INFO=y
  2956. +CONFIG_REISERFS_FS_XATTR=y
  2957. +CONFIG_REISERFS_FS_POSIX_ACL=y
  2958. +CONFIG_REISERFS_FS_SECURITY=y
  2959. +CONFIG_JFS_FS=m
  2960. +CONFIG_JFS_POSIX_ACL=y
  2961. +CONFIG_JFS_SECURITY=y
  2962. +CONFIG_XFS_FS=y
  2963. +CONFIG_XFS_QUOTA=y
  2964. +CONFIG_XFS_POSIX_ACL=y
  2965. +CONFIG_GFS2_FS=m
  2966. +CONFIG_GFS2_FS_LOCKING_DLM=y
  2967. +CONFIG_OCFS2_FS=m
  2968. +# CONFIG_OCFS2_FS_STATS is not set
  2969. +# CONFIG_OCFS2_DEBUG_MASKLOG is not set
  2970. +CONFIG_BTRFS_FS=m
  2971. +CONFIG_BTRFS_FS_POSIX_ACL=y
  2972. +CONFIG_NILFS2_FS=m
  2973. +CONFIG_F2FS_FS=y
  2974. +CONFIG_F2FS_FS_SECURITY=y
  2975. +CONFIG_FS_ENCRYPTION=y
  2976. +CONFIG_FANOTIFY=y
  2977. +CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
  2978. +CONFIG_QUOTA_NETLINK_INTERFACE=y
  2979. +# CONFIG_PRINT_QUOTA_WARNING is not set
  2980. +CONFIG_QFMT_V2=y
  2981. +CONFIG_AUTOFS4_FS=y
  2982. +CONFIG_FUSE_FS=y
  2983. +CONFIG_CUSE=y
  2984. +CONFIG_OVERLAY_FS=m
  2985. +CONFIG_FSCACHE=m
  2986. +CONFIG_FSCACHE_STATS=y
  2987. +CONFIG_FSCACHE_OBJECT_LIST=y
  2988. +CONFIG_CACHEFILES=m
  2989. +CONFIG_ISO9660_FS=m
  2990. +CONFIG_JOLIET=y
  2991. +CONFIG_ZISOFS=y
  2992. +CONFIG_UDF_FS=m
  2993. +CONFIG_MSDOS_FS=y
  2994. +CONFIG_VFAT_FS=y
  2995. +CONFIG_FAT_DEFAULT_IOCHARSET="ascii"
  2996. +CONFIG_NTFS_FS=y
  2997. +CONFIG_NTFS_RW=y
  2998. +CONFIG_PROC_KCORE=y
  2999. +CONFIG_TMPFS=y
  3000. +CONFIG_TMPFS_POSIX_ACL=y
  3001. +CONFIG_HUGETLBFS=y
  3002. +CONFIG_EFIVAR_FS=y
  3003. +CONFIG_AFFS_FS=m
  3004. +CONFIG_ECRYPT_FS=m
  3005. +CONFIG_HFS_FS=m
  3006. +CONFIG_HFSPLUS_FS=m
  3007. +CONFIG_BEFS_FS=m
  3008. +CONFIG_UBIFS_FS=m
  3009. +CONFIG_CRAMFS=m
  3010. +CONFIG_SQUASHFS=m
  3011. +CONFIG_SQUASHFS_XATTR=y
  3012. +CONFIG_SQUASHFS_LZ4=y
  3013. +CONFIG_SQUASHFS_LZO=y
  3014. +CONFIG_SQUASHFS_XZ=y
  3015. +CONFIG_MINIX_FS=m
  3016. +CONFIG_ROMFS_FS=m
  3017. +CONFIG_PSTORE=y
  3018. +CONFIG_PSTORE_RAM=m
  3019. +CONFIG_SYSV_FS=m
  3020. +CONFIG_UFS_FS=m
  3021. +CONFIG_NFS_FS=y
  3022. +# CONFIG_NFS_V2 is not set
  3023. +CONFIG_NFS_V3_ACL=y
  3024. +CONFIG_NFS_V4=y
  3025. +CONFIG_NFS_SWAP=y
  3026. +CONFIG_NFS_V4_1=y
  3027. +CONFIG_NFS_V4_2=y
  3028. +# CONFIG_NFS_DISABLE_UDP_SUPPORT is not set
  3029. +CONFIG_NFSD=m
  3030. +CONFIG_NFSD_V3_ACL=y
  3031. +CONFIG_NFSD_V4=y
  3032. +CONFIG_NFSD_BLOCKLAYOUT=y
  3033. +CONFIG_NFSD_SCSILAYOUT=y
  3034. +CONFIG_NFSD_FLEXFILELAYOUT=y
  3035. +CONFIG_NFSD_V4_SECURITY_LABEL=y
  3036. +CONFIG_SUNRPC_DEBUG=y
  3037. +CONFIG_CEPH_FS=m
  3038. +CONFIG_CEPH_FSCACHE=y
  3039. +CONFIG_CEPH_FS_POSIX_ACL=y
  3040. +CONFIG_CIFS=m
  3041. +CONFIG_CIFS_WEAK_PW_HASH=y
  3042. +CONFIG_CIFS_UPCALL=y
  3043. +CONFIG_CIFS_XATTR=y
  3044. +CONFIG_CIFS_POSIX=y
  3045. +CONFIG_CIFS_DFS_UPCALL=y
  3046. +CONFIG_CIFS_FSCACHE=y
  3047. +CONFIG_CODA_FS=m
  3048. +CONFIG_9P_FS=m
  3049. +CONFIG_9P_FSCACHE=y
  3050. +CONFIG_9P_FS_POSIX_ACL=y
  3051. +CONFIG_9P_FS_SECURITY=y
  3052. +CONFIG_NLS_DEFAULT="utf8"
  3053. +CONFIG_NLS_CODEPAGE_437=y
  3054. +CONFIG_NLS_CODEPAGE_737=m
  3055. +CONFIG_NLS_CODEPAGE_775=m
  3056. +CONFIG_NLS_CODEPAGE_850=m
  3057. +CONFIG_NLS_CODEPAGE_852=m
  3058. +CONFIG_NLS_CODEPAGE_855=m
  3059. +CONFIG_NLS_CODEPAGE_857=m
  3060. +CONFIG_NLS_CODEPAGE_860=m
  3061. +CONFIG_NLS_CODEPAGE_861=m
  3062. +CONFIG_NLS_CODEPAGE_862=m
  3063. +CONFIG_NLS_CODEPAGE_863=m
  3064. +CONFIG_NLS_CODEPAGE_864=m
  3065. +CONFIG_NLS_CODEPAGE_865=m
  3066. +CONFIG_NLS_CODEPAGE_866=m
  3067. +CONFIG_NLS_CODEPAGE_869=m
  3068. +CONFIG_NLS_CODEPAGE_936=m
  3069. +CONFIG_NLS_CODEPAGE_950=m
  3070. +CONFIG_NLS_CODEPAGE_932=m
  3071. +CONFIG_NLS_CODEPAGE_949=m
  3072. +CONFIG_NLS_CODEPAGE_874=m
  3073. +CONFIG_NLS_ISO8859_8=m
  3074. +CONFIG_NLS_CODEPAGE_1250=m
  3075. +CONFIG_NLS_CODEPAGE_1251=m
  3076. +CONFIG_NLS_ASCII=y
  3077. +CONFIG_NLS_ISO8859_1=m
  3078. +CONFIG_NLS_ISO8859_2=m
  3079. +CONFIG_NLS_ISO8859_3=m
  3080. +CONFIG_NLS_ISO8859_4=m
  3081. +CONFIG_NLS_ISO8859_5=m
  3082. +CONFIG_NLS_ISO8859_6=m
  3083. +CONFIG_NLS_ISO8859_7=m
  3084. +CONFIG_NLS_ISO8859_9=m
  3085. +CONFIG_NLS_ISO8859_13=m
  3086. +CONFIG_NLS_ISO8859_14=m
  3087. +CONFIG_NLS_ISO8859_15=m
  3088. +CONFIG_NLS_KOI8_R=m
  3089. +CONFIG_NLS_KOI8_U=m
  3090. +CONFIG_NLS_MAC_ROMAN=m
  3091. +CONFIG_NLS_MAC_CELTIC=m
  3092. +CONFIG_NLS_MAC_CENTEURO=m
  3093. +CONFIG_NLS_MAC_CROATIAN=m
  3094. +CONFIG_NLS_MAC_CYRILLIC=m
  3095. +CONFIG_NLS_MAC_GAELIC=m
  3096. +CONFIG_NLS_MAC_GREEK=m
  3097. +CONFIG_NLS_MAC_ICELAND=m
  3098. +CONFIG_NLS_MAC_INUIT=m
  3099. +CONFIG_NLS_MAC_ROMANIAN=m
  3100. +CONFIG_NLS_MAC_TURKISH=m
  3101. +CONFIG_DLM=m
  3102. +CONFIG_DLM_DEBUG=y
  3103. +CONFIG_PERSISTENT_KEYRINGS=y
  3104. +CONFIG_BIG_KEYS=y
  3105. +CONFIG_TRUSTED_KEYS=m
  3106. +CONFIG_ENCRYPTED_KEYS=y
  3107. +CONFIG_SECURITY=y
  3108. +CONFIG_SECURITY_NETWORK=y
  3109. +CONFIG_SECURITY_NETWORK_XFRM=y
  3110. +CONFIG_SECURITY_YAMA=y
  3111. +# CONFIG_INTEGRITY is not set
  3112. +CONFIG_LSM="yama,loadpin,safesetid,integrity,selinux,smack,tomoyo,apparmor"
  3113. +CONFIG_CRYPTO_USER=m
  3114. +# CONFIG_CRYPTO_MANAGER_DISABLE_TESTS is not set
  3115. +CONFIG_CRYPTO_PCRYPT=m
  3116. +CONFIG_CRYPTO_DH=m
  3117. +CONFIG_CRYPTO_AEGIS128=m
  3118. +CONFIG_CRYPTO_CFB=m
  3119. +CONFIG_CRYPTO_LRW=m
  3120. +CONFIG_CRYPTO_OFB=m
  3121. +CONFIG_CRYPTO_PCBC=m
  3122. +CONFIG_CRYPTO_KEYWRAP=m
  3123. +CONFIG_CRYPTO_ADIANTUM=m
  3124. +CONFIG_CRYPTO_XCBC=m
  3125. +CONFIG_CRYPTO_VMAC=m
  3126. +CONFIG_CRYPTO_RMD128=m
  3127. +CONFIG_CRYPTO_RMD160=m
  3128. +CONFIG_CRYPTO_RMD256=m
  3129. +CONFIG_CRYPTO_RMD320=m
  3130. +CONFIG_CRYPTO_TGR192=m
  3131. +CONFIG_CRYPTO_WP512=m
  3132. +CONFIG_CRYPTO_ANUBIS=m
  3133. +CONFIG_CRYPTO_BLOWFISH=m
  3134. +CONFIG_CRYPTO_CAMELLIA=m
  3135. +CONFIG_CRYPTO_CAST5=m
  3136. +CONFIG_CRYPTO_CAST6=m
  3137. +CONFIG_CRYPTO_FCRYPT=m
  3138. +CONFIG_CRYPTO_KHAZAD=m
  3139. +CONFIG_CRYPTO_SALSA20=m
  3140. +CONFIG_CRYPTO_SEED=m
  3141. +CONFIG_CRYPTO_SERPENT=m
  3142. +CONFIG_CRYPTO_TEA=m
  3143. +CONFIG_CRYPTO_TWOFISH=m
  3144. +CONFIG_CRYPTO_842=m
  3145. +CONFIG_CRYPTO_LZ4=m
  3146. +CONFIG_CRYPTO_LZ4HC=m
  3147. +CONFIG_CRYPTO_ANSI_CPRNG=m
  3148. +CONFIG_CRYPTO_DRBG_HASH=y
  3149. +CONFIG_CRYPTO_DRBG_CTR=y
  3150. +CONFIG_CRYPTO_USER_API_HASH=y
  3151. +CONFIG_CRYPTO_USER_API_SKCIPHER=y
  3152. +CONFIG_CRYPTO_USER_API_RNG=y
  3153. +CONFIG_CRYPTO_USER_API_AEAD=y
  3154. +CONFIG_CRYPTO_DEV_CCP=y
  3155. +CONFIG_CRYPTO_DEV_ROCKCHIP=m
  3156. +CONFIG_CRYPTO_DEV_SAFEXCEL=m
  3157. +CONFIG_CRYPTO_DEV_CCREE=m
  3158. +CONFIG_ASYMMETRIC_KEY_TYPE=y
  3159. +CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y
  3160. +CONFIG_X509_CERTIFICATE_PARSER=y
  3161. +CONFIG_PKCS7_MESSAGE_PARSER=y
  3162. +CONFIG_SYSTEM_TRUSTED_KEYRING=y
  3163. +# CONFIG_XZ_DEC_X86 is not set
  3164. +# CONFIG_XZ_DEC_POWERPC is not set
  3165. +# CONFIG_XZ_DEC_IA64 is not set
  3166. +# CONFIG_XZ_DEC_SPARC is not set
  3167. +CONFIG_DMA_CMA=y
  3168. +CONFIG_CMA_SIZE_MBYTES=64
  3169. +CONFIG_PRINTK_TIME=y
  3170. +CONFIG_BOOT_PRINTK_DELAY=y
  3171. +CONFIG_DYNAMIC_DEBUG=y
  3172. +CONFIG_FRAME_WARN=1024
  3173. +CONFIG_STRIP_ASM_SYMS=y
  3174. +CONFIG_DEBUG_SECTION_MISMATCH=y
  3175. +CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0x0
  3176. +# CONFIG_MAGIC_SYSRQ_SERIAL is not set
  3177. +CONFIG_KGDB=y
  3178. +CONFIG_KGDB_TESTS=y
  3179. +CONFIG_DEBUG_VM=y
  3180. +CONFIG_SOFTLOCKUP_DETECTOR=y
  3181. +CONFIG_SCHEDSTATS=y
  3182. +CONFIG_STACKTRACE=y
  3183. +CONFIG_DEBUG_LIST=y
  3184. +CONFIG_RCU_TORTURE_TEST=m
  3185. +CONFIG_RCU_CPU_STALL_TIMEOUT=60
  3186. +# CONFIG_RCU_TRACE is not set
  3187. +# CONFIG_FTRACE is not set
  3188. +# CONFIG_RUNTIME_TESTING_MENU is not set
  3189. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/Documentation/devicetree/bindings/power/supply/cw2015_battery.txt linux-next_20200529_pinebookpro/Documentation/devicetree/bindings/power/supply/cw2015_battery.txt
  3190. --- linux-next_20200529/Documentation/devicetree/bindings/power/supply/cw2015_battery.txt 1969-12-31 16:00:00.000000000 -0800
  3191. +++ linux-next_20200529_pinebookpro/Documentation/devicetree/bindings/power/supply/cw2015_battery.txt 2020-05-30 19:57:12.033279903 -0700
  3192. @@ -0,0 +1,40 @@
  3193. +cw2015_battery
  3194. +~~~~~~~~~~~~~~~~
  3195. +
  3196. +The cellwise CW2015 is a shuntless single cell battery fuel gauge.
  3197. +
  3198. +Required properties :
  3199. + - compatible : "cellwise,cw2015"
  3200. + - reg: i2c address
  3201. +
  3202. +Optional properties :
  3203. + - cellwise,bat-config-info : 64 byte binary battery info blob
  3204. + - cellwise,monitor-interval-ms : Measurement interval in milliseconds
  3205. + - power-supplies: List of phandles from chargers
  3206. + - monitored-battery: phandle of a simpl-battery
  3207. +
  3208. +Example:
  3209. + bat: battery {
  3210. + compatible = "simple-battery";
  3211. + voltage-min-design-microvolt = <3000000>;
  3212. + voltage-max-design-microvolt = <4350000>;
  3213. + charge-full-design-microamp-hours = <9800000>;
  3214. + }
  3215. +
  3216. + cw2015@62 {
  3217. + compatible = "cellwise,cw201x";
  3218. + reg = <0x62>;
  3219. + cellwise,bat-config-info = /bits/ 8 <
  3220. + 0x17 0x67 0x80 0x73 0x6E 0x6C 0x6B 0x63
  3221. + 0x77 0x51 0x5C 0x58 0x50 0x4C 0x48 0x36
  3222. + 0x15 0x0C 0x0C 0x19 0x5B 0x7D 0x6F 0x69
  3223. + 0x69 0x5B 0x0C 0x29 0x20 0x40 0x52 0x59
  3224. + 0x57 0x56 0x54 0x4F 0x3B 0x1F 0x7F 0x17
  3225. + 0x06 0x1A 0x30 0x5A 0x85 0x93 0x96 0x2D
  3226. + 0x48 0x77 0x9C 0xB3 0x80 0x52 0x94 0xCB
  3227. + 0x2F 0x00 0x64 0xA5 0xB5 0x11 0xF0 0x11
  3228. + >;
  3229. + cellwise,monitor-interval-ms = <5000>;
  3230. + power-supplies = <&mains_charger>, <&usb_charger>;
  3231. + monitored-battery = <&bat>;
  3232. + }
  3233. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/Documentation/devicetree/bindings/soc/rockchip/rockchip-pm-config.txt linux-next_20200529_pinebookpro/Documentation/devicetree/bindings/soc/rockchip/rockchip-pm-config.txt
  3234. --- linux-next_20200529/Documentation/devicetree/bindings/soc/rockchip/rockchip-pm-config.txt 1969-12-31 16:00:00.000000000 -0800
  3235. +++ linux-next_20200529_pinebookpro/Documentation/devicetree/bindings/soc/rockchip/rockchip-pm-config.txt 2020-05-30 19:57:25.005340945 -0700
  3236. @@ -0,0 +1,39 @@
  3237. +* the suspend mode config
  3238. +
  3239. +- compatible: "rockchip,pm-config"
  3240. + Compatibility with rk3399
  3241. +
  3242. +- rockchip,sleep-mode-config : the sleep mode config,
  3243. + ARMOFF, OSC disabled ...
  3244. +
  3245. +- rockchip,wakeup-config: the wake up sourece enable.
  3246. + GPIO, USB, SD...
  3247. +
  3248. +- rockchip,pwm-regulator-config: the pwm regulator name.
  3249. +
  3250. +Example:
  3251. + rockchip_suspend: rockchip_suspend {
  3252. + compatible = "rockchip,pm-rk3399";
  3253. + status = "okay";
  3254. + rockchip,sleep-mode-config = <
  3255. + (0
  3256. + | RKPM_SLP_ARMPD
  3257. + | RKPM_SLP_PERILPPD
  3258. + | RKPM_SLP_DDR_RET
  3259. + | RKPM_SLP_PLLPD
  3260. + | RKPM_SLP_OSC_DIS
  3261. + | RKPM_SLP_CENTER_PD
  3262. + | RKPM_SLP_AP_PWROFF
  3263. + )
  3264. + >;
  3265. + rockchip,wakeup-config = <
  3266. + (0 |
  3267. + RKPM_GPIO_WKUP_EN |
  3268. + RKPM_PWM_WKUP_EN)
  3269. + >;
  3270. + rockchip,pwm-regulator-config = <
  3271. + (0 |
  3272. + PWM2_REGULATOR_EN
  3273. + )
  3274. + >;
  3275. + };
  3276. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/bluetooth/hci_bcm.c linux-next_20200529_pinebookpro/drivers/bluetooth/hci_bcm.c
  3277. --- linux-next_20200529/drivers/bluetooth/hci_bcm.c 2020-05-30 19:01:40.000000000 -0700
  3278. +++ linux-next_20200529_pinebookpro/drivers/bluetooth/hci_bcm.c 2020-05-30 19:57:28.905359516 -0700
  3279. @@ -1469,6 +1469,23 @@
  3280. hci_uart_unregister_device(&bcmdev->serdev_hu);
  3281. }
  3282.  
  3283. +static void bcm_serdev_shutdown(struct serdev_device *serdev)
  3284. +{
  3285. + struct bcm_device *bcmdev = serdev_device_get_drvdata(serdev);
  3286. +
  3287. +/*
  3288. + if (test_bit(HCI_UART_REGISTERED, &bcmdev->hu->flags)) {
  3289. + hci_uart_unregister_device(&bcmdev->serdev_hu);
  3290. + }
  3291. +*/
  3292. + dev_info(bcmdev->dev, "Cutting power to bluetooth module\n");
  3293. + if (bcm_gpio_set_power(bcmdev, false)) {
  3294. + dev_err(bcmdev->dev, "Failed to power down\n");
  3295. + }
  3296. + usleep_range(500000, 1000000);
  3297. +}
  3298. +
  3299. +
  3300. #ifdef CONFIG_OF
  3301. static struct bcm_device_data bcm4354_device_data = {
  3302. .no_early_set_baudrate = true,
  3303. @@ -1494,6 +1511,7 @@
  3304. static struct serdev_device_driver bcm_serdev_driver = {
  3305. .probe = bcm_serdev_probe,
  3306. .remove = bcm_serdev_remove,
  3307. + .shutdown = bcm_serdev_shutdown,
  3308. .driver = {
  3309. .name = "hci_uart_bcm",
  3310. .of_match_table = of_match_ptr(bcm_bluetooth_of_match),
  3311. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/bluetooth/hci_serdev.c linux-next_20200529_pinebookpro/drivers/bluetooth/hci_serdev.c
  3312. --- linux-next_20200529/drivers/bluetooth/hci_serdev.c 2020-05-30 19:01:40.000000000 -0700
  3313. +++ linux-next_20200529_pinebookpro/drivers/bluetooth/hci_serdev.c 2020-05-30 19:57:28.905359516 -0700
  3314. @@ -362,5 +362,7 @@
  3315.  
  3316. hu->proto->close(hu);
  3317. serdev_device_close(hu->serdev);
  3318. +
  3319. + clear_bit(HCI_UART_REGISTERED, &hu->flags);
  3320. }
  3321. EXPORT_SYMBOL_GPL(hci_uart_unregister_device);
  3322. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/firmware/Makefile linux-next_20200529_pinebookpro/drivers/firmware/Makefile
  3323. --- linux-next_20200529/drivers/firmware/Makefile 2020-05-30 19:01:40.000000000 -0700
  3324. +++ linux-next_20200529_pinebookpro/drivers/firmware/Makefile 2020-05-30 19:57:28.909359535 -0700
  3325. @@ -28,6 +28,7 @@
  3326. obj-$(CONFIG_GOOGLE_FIRMWARE) += google/
  3327. obj-$(CONFIG_EFI) += efi/
  3328. obj-$(CONFIG_UEFI_CPER) += efi/
  3329. +obj-$(CONFIG_ROCKCHIP_SIP) += rockchip_sip.o
  3330. obj-y += imx/
  3331. obj-y += psci/
  3332. obj-y += smccc/
  3333. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/firmware/rockchip_sip.c linux-next_20200529_pinebookpro/drivers/firmware/rockchip_sip.c
  3334. --- linux-next_20200529/drivers/firmware/rockchip_sip.c 1969-12-31 16:00:00.000000000 -0800
  3335. +++ linux-next_20200529_pinebookpro/drivers/firmware/rockchip_sip.c 2020-05-30 19:57:28.909359535 -0700
  3336. @@ -0,0 +1,262 @@
  3337. +/*
  3338. + * This program is free software; you can redistribute it and/or modify
  3339. + * it under the terms of the GNU General Public License version 2 as
  3340. + * published by the Free Software Foundation.
  3341. + *
  3342. + * This program is distributed in the hope that it will be useful,
  3343. + * but WITHOUT ANY WARRANTY; without even the implied warranty of
  3344. + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  3345. + * GNU General Public License for more details.
  3346. + *
  3347. + * Copyright (C) 2016, Fuzhou Rockchip Electronics Co., Ltd
  3348. + */
  3349. +
  3350. +#include <linux/arm-smccc.h>
  3351. +#include <linux/io.h>
  3352. +#include <linux/rockchip/rockchip_sip.h>
  3353. +#include <asm/cputype.h>
  3354. +#include <asm/smp_plat.h>
  3355. +#include <uapi/linux/psci.h>
  3356. +#include <linux/ptrace.h>
  3357. +
  3358. +#ifdef CONFIG_64BIT
  3359. +#define PSCI_FN_NATIVE(version, name) PSCI_##version##_FN64_##name
  3360. +#else
  3361. +#define PSCI_FN_NATIVE(version, name) PSCI_##version##_FN_##name
  3362. +#endif
  3363. +
  3364. +#define SIZE_PAGE(n) ((n) << 12)
  3365. +
  3366. +static struct arm_smccc_res __invoke_sip_fn_smc(unsigned long function_id,
  3367. + unsigned long arg0,
  3368. + unsigned long arg1,
  3369. + unsigned long arg2)
  3370. +{
  3371. + struct arm_smccc_res res;
  3372. +
  3373. + arm_smccc_smc(function_id, arg0, arg1, arg2, 0, 0, 0, 0, &res);
  3374. + return res;
  3375. +}
  3376. +
  3377. +struct arm_smccc_res sip_smc_ddr_cfg(u32 arg0, u32 arg1, u32 arg2)
  3378. +{
  3379. + return __invoke_sip_fn_smc(SIP_DDR_CFG, arg0, arg1, arg2);
  3380. +}
  3381. +
  3382. +struct arm_smccc_res sip_smc_get_atf_version(void)
  3383. +{
  3384. + return __invoke_sip_fn_smc(SIP_ATF_VERSION, 0, 0, 0);
  3385. +}
  3386. +
  3387. +struct arm_smccc_res sip_smc_get_sip_version(void)
  3388. +{
  3389. + return __invoke_sip_fn_smc(SIP_SIP_VERSION, 0, 0, 0);
  3390. +}
  3391. +
  3392. +int sip_smc_set_suspend_mode(u32 ctrl, u32 config1, u32 config2)
  3393. +{
  3394. + struct arm_smccc_res res;
  3395. +
  3396. + res = __invoke_sip_fn_smc(SIP_SUSPEND_MODE, ctrl, config1, config2);
  3397. + return res.a0;
  3398. +}
  3399. +
  3400. +int sip_smc_virtual_poweroff(void)
  3401. +{
  3402. + struct arm_smccc_res res;
  3403. +
  3404. + res = __invoke_sip_fn_smc(PSCI_FN_NATIVE(1_0, SYSTEM_SUSPEND), 0, 0, 0);
  3405. + return res.a0;
  3406. +}
  3407. +
  3408. +struct arm_smccc_res sip_smc_request_share_mem(u32 page_num,
  3409. + share_page_type_t page_type)
  3410. +{
  3411. + struct arm_smccc_res res;
  3412. + unsigned long share_mem_phy;
  3413. +
  3414. + res = __invoke_sip_fn_smc(SIP_SHARE_MEM, page_num, page_type, 0);
  3415. + if (IS_SIP_ERROR(res.a0))
  3416. + goto error;
  3417. +
  3418. + share_mem_phy = res.a1;
  3419. + res.a1 = (unsigned long)ioremap(share_mem_phy, SIZE_PAGE(page_num));
  3420. +
  3421. +error:
  3422. + return res;
  3423. +}
  3424. +
  3425. +struct arm_smccc_res sip_smc_mcu_el3fiq(u32 arg0, u32 arg1, u32 arg2)
  3426. +{
  3427. + return __invoke_sip_fn_smc(SIP_MCU_EL3FIQ_CFG, arg0, arg1, arg2);
  3428. +}
  3429. +
  3430. +/************************** fiq debugger **************************************/
  3431. +#ifdef CONFIG_ARM64
  3432. +#define SIP_UARTDBG_FN SIP_UARTDBG_CFG64
  3433. +#else
  3434. +#define SIP_UARTDBG_FN SIP_UARTDBG_CFG
  3435. +#endif
  3436. +
  3437. +static int fiq_sip_enabled;
  3438. +static int fiq_target_cpu;
  3439. +static phys_addr_t ft_fiq_mem_phy;
  3440. +static void __iomem *ft_fiq_mem_base;
  3441. +static void (*sip_fiq_debugger_uart_irq_tf)(struct pt_regs _pt_regs,
  3442. + unsigned long cpu);
  3443. +int sip_fiq_debugger_is_enabled(void)
  3444. +{
  3445. + return fiq_sip_enabled;
  3446. +}
  3447. +
  3448. +static struct pt_regs sip_fiq_debugger_get_pt_regs(void *reg_base,
  3449. + unsigned long sp_el1)
  3450. +{
  3451. + struct pt_regs fiq_pt_regs;
  3452. +
  3453. +#ifdef CONFIG_ARM64
  3454. + /* copy cpu context */
  3455. + memcpy(&fiq_pt_regs, reg_base, 8 * 31);
  3456. +
  3457. + /* copy pstate */
  3458. + memcpy(&fiq_pt_regs.pstate, reg_base + 0x110, 8);
  3459. +
  3460. + /* EL1 mode */
  3461. + if (fiq_pt_regs.pstate & 0x10)
  3462. + memcpy(&fiq_pt_regs.sp, reg_base + 0xf8, 8);
  3463. + /* EL0 mode */
  3464. + else
  3465. + fiq_pt_regs.sp = sp_el1;
  3466. +
  3467. + /* copy pc */
  3468. + memcpy(&fiq_pt_regs.pc, reg_base + 0x118, 8);
  3469. +#else
  3470. + struct sm_nsec_ctx *nsec_ctx = reg_base;
  3471. +
  3472. + fiq_pt_regs.ARM_r0 = nsec_ctx->r0;
  3473. + fiq_pt_regs.ARM_r1 = nsec_ctx->r1;
  3474. + fiq_pt_regs.ARM_r2 = nsec_ctx->r2;
  3475. + fiq_pt_regs.ARM_r3 = nsec_ctx->r3;
  3476. + fiq_pt_regs.ARM_r4 = nsec_ctx->r4;
  3477. + fiq_pt_regs.ARM_r5 = nsec_ctx->r5;
  3478. + fiq_pt_regs.ARM_r6 = nsec_ctx->r6;
  3479. + fiq_pt_regs.ARM_r7 = nsec_ctx->r7;
  3480. + fiq_pt_regs.ARM_r8 = nsec_ctx->r8;
  3481. + fiq_pt_regs.ARM_r9 = nsec_ctx->r9;
  3482. + fiq_pt_regs.ARM_r10 = nsec_ctx->r10;
  3483. + fiq_pt_regs.ARM_fp = nsec_ctx->r11;
  3484. + fiq_pt_regs.ARM_ip = nsec_ctx->r12;
  3485. + fiq_pt_regs.ARM_sp = nsec_ctx->svc_sp;
  3486. + fiq_pt_regs.ARM_lr = nsec_ctx->svc_lr;
  3487. + fiq_pt_regs.ARM_pc = nsec_ctx->mon_lr;
  3488. + fiq_pt_regs.ARM_cpsr = nsec_ctx->mon_spsr;
  3489. +#endif
  3490. +
  3491. + return fiq_pt_regs;
  3492. +}
  3493. +
  3494. +static void sip_fiq_debugger_uart_irq_tf_cb(unsigned long sp_el1,
  3495. + unsigned long offset,
  3496. + unsigned long cpu)
  3497. +{
  3498. + struct pt_regs fiq_pt_regs;
  3499. + char *cpu_context;
  3500. +
  3501. + /* calling fiq handler */
  3502. + if (ft_fiq_mem_base) {
  3503. + cpu_context = (char *)ft_fiq_mem_base + offset;
  3504. + fiq_pt_regs = sip_fiq_debugger_get_pt_regs(cpu_context, sp_el1);
  3505. + sip_fiq_debugger_uart_irq_tf(fiq_pt_regs, cpu);
  3506. + }
  3507. +
  3508. + /* fiq handler done, return to EL3(then EL3 return to EL1 entry) */
  3509. + __invoke_sip_fn_smc(SIP_UARTDBG_FN, 0, 0, UARTDBG_CFG_OSHDL_TO_OS);
  3510. +}
  3511. +
  3512. +int sip_fiq_debugger_uart_irq_tf_init(u32 irq_id, void *callback_fn)
  3513. +{
  3514. + struct arm_smccc_res res;
  3515. +
  3516. + fiq_target_cpu = 0;
  3517. +
  3518. + /* init fiq debugger callback */
  3519. + sip_fiq_debugger_uart_irq_tf = callback_fn;
  3520. + res = __invoke_sip_fn_smc(SIP_UARTDBG_FN, irq_id,
  3521. + (unsigned long)sip_fiq_debugger_uart_irq_tf_cb,
  3522. + UARTDBG_CFG_INIT);
  3523. + if (IS_SIP_ERROR(res.a0)) {
  3524. + pr_err("%s error: %d\n", __func__, (int)res.a0);
  3525. + return res.a0;
  3526. + }
  3527. +
  3528. + /* share memory ioremap */
  3529. + if (!ft_fiq_mem_base) {
  3530. + ft_fiq_mem_phy = res.a1;
  3531. + ft_fiq_mem_base = ioremap(ft_fiq_mem_phy,
  3532. + FIQ_UARTDBG_SHARE_MEM_SIZE);
  3533. + if (!ft_fiq_mem_base) {
  3534. + pr_err("%s: share memory ioremap failed\n", __func__);
  3535. + return -ENOMEM;
  3536. + }
  3537. + }
  3538. +
  3539. + fiq_sip_enabled = 1;
  3540. +
  3541. + return SIP_RET_SUCCESS;
  3542. +}
  3543. +
  3544. +int sip_fiq_debugger_switch_cpu(u32 cpu)
  3545. +{
  3546. + struct arm_smccc_res res;
  3547. +
  3548. + fiq_target_cpu = cpu;
  3549. + res = __invoke_sip_fn_smc(SIP_UARTDBG_FN, cpu_logical_map(cpu),
  3550. + 0, UARTDBG_CFG_OSHDL_CPUSW);
  3551. + return res.a0;
  3552. +}
  3553. +
  3554. +void sip_fiq_debugger_enable_debug(bool enable)
  3555. +{
  3556. + unsigned long val;
  3557. +
  3558. + val = enable ? UARTDBG_CFG_OSHDL_DEBUG_ENABLE :
  3559. + UARTDBG_CFG_OSHDL_DEBUG_DISABLE;
  3560. +
  3561. + __invoke_sip_fn_smc(SIP_UARTDBG_FN, 0, 0, val);
  3562. +}
  3563. +
  3564. +int sip_fiq_debugger_set_print_port(u32 port_phyaddr, u32 baudrate)
  3565. +{
  3566. + struct arm_smccc_res res;
  3567. +
  3568. + res = __invoke_sip_fn_smc(SIP_UARTDBG_FN, port_phyaddr, baudrate,
  3569. + UARTDBG_CFG_PRINT_PORT);
  3570. + return res.a0;
  3571. +}
  3572. +
  3573. +int sip_fiq_debugger_request_share_memory(void)
  3574. +{
  3575. + struct arm_smccc_res res;
  3576. +
  3577. + /* request page share memory */
  3578. + res = sip_smc_request_share_mem(FIQ_UARTDBG_PAGE_NUMS,
  3579. + SHARE_PAGE_TYPE_UARTDBG);
  3580. + if (IS_SIP_ERROR(res.a0))
  3581. + return res.a0;
  3582. +
  3583. + return SIP_RET_SUCCESS;
  3584. +}
  3585. +
  3586. +int sip_fiq_debugger_get_target_cpu(void)
  3587. +{
  3588. + return fiq_target_cpu;
  3589. +}
  3590. +
  3591. +void sip_fiq_debugger_enable_fiq(bool enable, uint32_t tgt_cpu)
  3592. +{
  3593. + u32 en;
  3594. +
  3595. + fiq_target_cpu = tgt_cpu;
  3596. + en = enable ? UARTDBG_CFG_FIQ_ENABEL : UARTDBG_CFG_FIQ_DISABEL;
  3597. + __invoke_sip_fn_smc(SIP_UARTDBG_FN, tgt_cpu, 0, en);
  3598. +}
  3599. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/leds/led-core.c linux-next_20200529_pinebookpro/drivers/leds/led-core.c
  3600. --- linux-next_20200529/drivers/leds/led-core.c 2020-05-30 19:01:41.000000000 -0700
  3601. +++ linux-next_20200529_pinebookpro/drivers/leds/led-core.c 2020-05-30 19:57:28.909359535 -0700
  3602. @@ -175,6 +175,7 @@
  3603. unsigned long *delay_off)
  3604. {
  3605. if (!test_bit(LED_BLINK_ONESHOT, &led_cdev->work_flags) &&
  3606. + !test_bit(LED_BLINK_INVERT, &led_cdev->work_flags) &&
  3607. led_cdev->blink_set &&
  3608. !led_cdev->blink_set(led_cdev, delay_on, delay_off))
  3609. return;
  3610. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/leds/led-triggers.c linux-next_20200529_pinebookpro/drivers/leds/led-triggers.c
  3611. --- linux-next_20200529/drivers/leds/led-triggers.c 2020-05-30 19:01:41.000000000 -0700
  3612. +++ linux-next_20200529_pinebookpro/drivers/leds/led-triggers.c 2020-05-30 19:57:28.913359555 -0700
  3613. @@ -27,14 +27,80 @@
  3614.  
  3615. /* Used by LED Class */
  3616.  
  3617. +#define TRIGGER_INVERT_SUFFIX "-inverted"
  3618. +
  3619. +/*
  3620. + * Check suffix of trigger name agains TRIGGER_INVERT_SUFFIX
  3621. + */
  3622. +static bool led_trigger_is_inverted(const char *trigname)
  3623. +{
  3624. + if (strlen(trigname) >= strlen(TRIGGER_INVERT_SUFFIX)) {
  3625. + return !strcmp(trigname + strlen(trigname) -
  3626. + strlen(TRIGGER_INVERT_SUFFIX),
  3627. + TRIGGER_INVERT_SUFFIX);
  3628. + }
  3629. +
  3630. + return false;
  3631. +}
  3632. +
  3633. +/*
  3634. + * Get length of trigger name name without TRIGGER_INVERT_SUFFIX
  3635. + */
  3636. +static size_t led_trigger_get_name_len(const char *trigname)
  3637. +{
  3638. + // Subtract length of TRIGGER_INVERT_SUFFIX if trigger is inverted
  3639. + if (led_trigger_is_inverted(trigname))
  3640. + return strlen(trigname) - strlen(TRIGGER_INVERT_SUFFIX);
  3641. + return strlen(trigname);
  3642. +}
  3643. +
  3644. +/*
  3645. + * Find and set led trigger by name
  3646. + */
  3647. +static int led_trigger_set_str_(struct led_classdev *led_cdev,
  3648. + const char *trigname, bool lock)
  3649. +{
  3650. + struct led_trigger *trig;
  3651. + bool inverted = led_trigger_is_inverted(trigname);
  3652. + size_t len = led_trigger_get_name_len(trigname);
  3653. +
  3654. + down_read(&triggers_list_lock);
  3655. + list_for_each_entry(trig, &trigger_list, next_trig) {
  3656. + /* Compare trigger name without inversion suffix */
  3657. + if (strlen(trig->name) == len &&
  3658. + !strncmp(trigname, trig->name, len)) {
  3659. + if (lock)
  3660. + down_write(&led_cdev->trigger_lock);
  3661. + led_trigger_set(led_cdev, trig);
  3662. + if (inverted)
  3663. + led_cdev->flags |= LED_INVERT_TRIGGER;
  3664. + else
  3665. + led_cdev->flags &= ~LED_INVERT_TRIGGER;
  3666. + if (lock)
  3667. + up_write(&led_cdev->trigger_lock);
  3668. +
  3669. + up_read(&triggers_list_lock);
  3670. + return 0;
  3671. + }
  3672. + }
  3673. + /* we come here only if trigname matches no trigger */
  3674. + up_read(&triggers_list_lock);
  3675. + return -EINVAL;
  3676. +}
  3677. +
  3678. +#define led_trigger_set_str(cdev, name) led_trigger_set_str_(cdev, name, true)
  3679. +#define led_trigger_set_str_unlocked(cdev, name) \
  3680. + led_trigger_set_str_(cdev, name, false)
  3681. +
  3682. +
  3683. ssize_t led_trigger_write(struct file *filp, struct kobject *kobj,
  3684. struct bin_attribute *bin_attr, char *buf,
  3685. loff_t pos, size_t count)
  3686. {
  3687. struct device *dev = kobj_to_dev(kobj);
  3688. struct led_classdev *led_cdev = dev_get_drvdata(dev);
  3689. - struct led_trigger *trig;
  3690. int ret = count;
  3691. + char *name;
  3692.  
  3693. mutex_lock(&led_cdev->led_access);
  3694.  
  3695. @@ -48,20 +114,10 @@
  3696. goto unlock;
  3697. }
  3698.  
  3699. - down_read(&triggers_list_lock);
  3700. - list_for_each_entry(trig, &trigger_list, next_trig) {
  3701. - if (sysfs_streq(buf, trig->name)) {
  3702. - down_write(&led_cdev->trigger_lock);
  3703. - led_trigger_set(led_cdev, trig);
  3704. - up_write(&led_cdev->trigger_lock);
  3705. -
  3706. - up_read(&triggers_list_lock);
  3707. - goto unlock;
  3708. - }
  3709. - }
  3710. - /* we come here only if buf matches no trigger */
  3711. - ret = -EINVAL;
  3712. - up_read(&triggers_list_lock);
  3713. + name = strim(buf);
  3714. + ret = led_trigger_set_str(led_cdev, name);
  3715. + if (!ret)
  3716. + ret = count;
  3717.  
  3718. unlock:
  3719. mutex_unlock(&led_cdev->led_access);
  3720. @@ -93,12 +149,22 @@
  3721. led_cdev->trigger ? "none" : "[none]");
  3722.  
  3723. list_for_each_entry(trig, &trigger_list, next_trig) {
  3724. - bool hit = led_cdev->trigger &&
  3725. - !strcmp(led_cdev->trigger->name, trig->name);
  3726. + bool hit = led_cdev->trigger == trig;
  3727. + bool inverted = led_cdev->flags & LED_INVERT_TRIGGER;
  3728. +
  3729. + /* print non-inverted trigger */
  3730. + len += led_trigger_snprintf(buf + len, size - len,
  3731. + " %s%s%s",
  3732. + hit && !inverted ? "[" : "",
  3733. + trig->name,
  3734. + hit && !inverted ? "]" : "");
  3735.  
  3736. + /* print inverted trigger */
  3737. len += led_trigger_snprintf(buf + len, size - len,
  3738. - " %s%s%s", hit ? "[" : "",
  3739. - trig->name, hit ? "]" : "");
  3740. + " %s%s"TRIGGER_INVERT_SUFFIX"%s",
  3741. + hit && inverted ? "[" : "",
  3742. + trig->name,
  3743. + hit && inverted ? "]" : "");
  3744. }
  3745.  
  3746. len += led_trigger_snprintf(buf + len, size - len, "\n");
  3747. @@ -235,21 +301,15 @@
  3748.  
  3749. void led_trigger_set_default(struct led_classdev *led_cdev)
  3750. {
  3751. - struct led_trigger *trig;
  3752. + bool found;
  3753.  
  3754. if (!led_cdev->default_trigger)
  3755. return;
  3756.  
  3757. down_read(&triggers_list_lock);
  3758. - down_write(&led_cdev->trigger_lock);
  3759. - list_for_each_entry(trig, &trigger_list, next_trig) {
  3760. - if (!strcmp(led_cdev->default_trigger, trig->name)) {
  3761. - led_cdev->flags |= LED_INIT_DEFAULT_TRIGGER;
  3762. - led_trigger_set(led_cdev, trig);
  3763. - break;
  3764. - }
  3765. - }
  3766. - up_write(&led_cdev->trigger_lock);
  3767. + found = !led_trigger_set_str(led_cdev, led_cdev->default_trigger);
  3768. + if (found)
  3769. + led_cdev->flags |= LED_INIT_DEFAULT_TRIGGER;
  3770. up_read(&triggers_list_lock);
  3771. }
  3772. EXPORT_SYMBOL_GPL(led_trigger_set_default);
  3773. @@ -292,11 +352,14 @@
  3774. /* Register with any LEDs that have this as a default trigger */
  3775. down_read(&leds_list_lock);
  3776. list_for_each_entry(led_cdev, &leds_list, node) {
  3777. + bool found;
  3778. +
  3779. down_write(&led_cdev->trigger_lock);
  3780. - if (!led_cdev->trigger && led_cdev->default_trigger &&
  3781. - !strcmp(led_cdev->default_trigger, trig->name)) {
  3782. - led_cdev->flags |= LED_INIT_DEFAULT_TRIGGER;
  3783. - led_trigger_set(led_cdev, trig);
  3784. + if (!led_cdev->trigger && led_cdev->default_trigger) {
  3785. + found = !led_trigger_set_str_unlocked(led_cdev,
  3786. + led_cdev->default_trigger);
  3787. + if (found)
  3788. + led_cdev->flags |= LED_INIT_DEFAULT_TRIGGER;
  3789. }
  3790. up_write(&led_cdev->trigger_lock);
  3791. }
  3792. @@ -369,8 +432,14 @@
  3793. return;
  3794.  
  3795. read_lock(&trig->leddev_list_lock);
  3796. - list_for_each_entry(led_cdev, &trig->led_cdevs, trig_list)
  3797. - led_set_brightness(led_cdev, brightness);
  3798. + list_for_each_entry(led_cdev, &trig->led_cdevs, trig_list) {
  3799. + /* Reverse brightness if LED is inverted */
  3800. + if (led_cdev->flags & LED_INVERT_TRIGGER)
  3801. + led_set_brightness(led_cdev,
  3802. + led_cdev->max_brightness - brightness);
  3803. + else
  3804. + led_set_brightness(led_cdev, brightness);
  3805. + }
  3806. read_unlock(&trig->leddev_list_lock);
  3807. }
  3808. EXPORT_SYMBOL_GPL(led_trigger_event);
  3809. @@ -388,10 +457,13 @@
  3810.  
  3811. read_lock(&trig->leddev_list_lock);
  3812. list_for_each_entry(led_cdev, &trig->led_cdevs, trig_list) {
  3813. - if (oneshot)
  3814. + bool trigger_inverted =
  3815. + !!(led_cdev->flags & LED_INVERT_TRIGGER);
  3816. + if (oneshot) {
  3817. + /* use logical xnor to determine inversion parameter */
  3818. led_blink_set_oneshot(led_cdev, delay_on, delay_off,
  3819. - invert);
  3820. - else
  3821. + (!!invert) == trigger_inverted);
  3822. + } else
  3823. led_blink_set(led_cdev, delay_on, delay_off);
  3824. }
  3825. read_unlock(&trig->leddev_list_lock);
  3826. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/mmc/core/pwrseq_simple.c linux-next_20200529_pinebookpro/drivers/mmc/core/pwrseq_simple.c
  3827. --- linux-next_20200529/drivers/mmc/core/pwrseq_simple.c 2020-05-30 19:01:42.000000000 -0700
  3828. +++ linux-next_20200529_pinebookpro/drivers/mmc/core/pwrseq_simple.c 2020-05-30 19:57:28.913359555 -0700
  3829. @@ -80,10 +80,8 @@
  3830. msleep(pwrseq->post_power_on_delay_ms);
  3831. }
  3832.  
  3833. -static void mmc_pwrseq_simple_power_off(struct mmc_host *host)
  3834. +static void __mmc_pwrseq_simple_power_off(struct mmc_pwrseq_simple *pwrseq)
  3835. {
  3836. - struct mmc_pwrseq_simple *pwrseq = to_pwrseq_simple(host->pwrseq);
  3837. -
  3838. mmc_pwrseq_simple_set_gpios_value(pwrseq, 1);
  3839.  
  3840. if (pwrseq->power_off_delay_us)
  3841. @@ -96,6 +94,12 @@
  3842. }
  3843. }
  3844.  
  3845. +static void mmc_pwrseq_simple_power_off(struct mmc_host *host)
  3846. +{
  3847. + struct mmc_pwrseq_simple *pwrseq = to_pwrseq_simple(host->pwrseq);
  3848. + __mmc_pwrseq_simple_power_off(pwrseq);
  3849. +}
  3850. +
  3851. static const struct mmc_pwrseq_ops mmc_pwrseq_simple_ops = {
  3852. .pre_power_on = mmc_pwrseq_simple_pre_power_on,
  3853. .post_power_on = mmc_pwrseq_simple_post_power_on,
  3854. @@ -151,9 +155,18 @@
  3855. return 0;
  3856. }
  3857.  
  3858. +static void mmc_pwrseq_simple_shutdown(struct platform_device *pdev)
  3859. +{
  3860. + struct mmc_pwrseq_simple *pwrseq = platform_get_drvdata(pdev);
  3861. +
  3862. + dev_info(&pdev->dev, "Turning off mmc\n");
  3863. + __mmc_pwrseq_simple_power_off(pwrseq);
  3864. +}
  3865. +
  3866. static struct platform_driver mmc_pwrseq_simple_driver = {
  3867. .probe = mmc_pwrseq_simple_probe,
  3868. .remove = mmc_pwrseq_simple_remove,
  3869. + .shutdown = mmc_pwrseq_simple_shutdown,
  3870. .driver = {
  3871. .name = "pwrseq_simple",
  3872. .of_match_table = mmc_pwrseq_simple_of_match,
  3873. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/phy/rockchip/phy-rockchip-typec.c linux-next_20200529_pinebookpro/drivers/phy/rockchip/phy-rockchip-typec.c
  3874. --- linux-next_20200529/drivers/phy/rockchip/phy-rockchip-typec.c 2020-05-30 19:01:42.000000000 -0700
  3875. +++ linux-next_20200529_pinebookpro/drivers/phy/rockchip/phy-rockchip-typec.c 2020-05-30 19:57:28.913359555 -0700
  3876. @@ -40,6 +40,7 @@
  3877. #include <linux/clk-provider.h>
  3878. #include <linux/delay.h>
  3879. #include <linux/extcon.h>
  3880. +#include <linux/extcon-provider.h>
  3881. #include <linux/io.h>
  3882. #include <linux/iopoll.h>
  3883. #include <linux/kernel.h>
  3884. @@ -1160,6 +1161,22 @@
  3885. dev_err(dev, "Invalid or missing extcon\n");
  3886. return PTR_ERR(tcphy->extcon);
  3887. }
  3888. + } else {
  3889. + extcon_set_property_capability(tcphy->extcon, EXTCON_USB,
  3890. + EXTCON_PROP_USB_SS);
  3891. + extcon_set_property_capability(tcphy->extcon, EXTCON_USB_HOST,
  3892. + EXTCON_PROP_USB_SS);
  3893. + extcon_set_property_capability(tcphy->extcon, EXTCON_DISP_DP,
  3894. + EXTCON_PROP_USB_SS);
  3895. + extcon_set_property_capability(tcphy->extcon, EXTCON_USB,
  3896. + EXTCON_PROP_USB_TYPEC_POLARITY);
  3897. + extcon_set_property_capability(tcphy->extcon, EXTCON_USB_HOST,
  3898. + EXTCON_PROP_USB_TYPEC_POLARITY);
  3899. + extcon_set_property_capability(tcphy->extcon, EXTCON_DISP_DP,
  3900. + EXTCON_PROP_USB_TYPEC_POLARITY);
  3901. + extcon_sync(tcphy->extcon, EXTCON_USB);
  3902. + extcon_sync(tcphy->extcon, EXTCON_USB_HOST);
  3903. + extcon_sync(tcphy->extcon, EXTCON_DISP_DP);
  3904. }
  3905.  
  3906. pm_runtime_enable(dev);
  3907. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/regulator/core.c linux-next_20200529_pinebookpro/drivers/regulator/core.c
  3908. --- linux-next_20200529/drivers/regulator/core.c 2020-05-30 19:01:42.000000000 -0700
  3909. +++ linux-next_20200529_pinebookpro/drivers/regulator/core.c 2020-05-30 19:57:40.805416832 -0700
  3910. @@ -5268,6 +5268,14 @@
  3911. EXPORT_SYMBOL_GPL(regulator_unregister);
  3912.  
  3913. #ifdef CONFIG_SUSPEND
  3914. +static inline int can_enable(struct regulator_dev *rdev) {
  3915. + return rdev->ena_pin || rdev->desc->ops->enable;
  3916. +}
  3917. +
  3918. +static inline int can_disable(struct regulator_dev *rdev) {
  3919. + return rdev->ena_pin || rdev->desc->ops->disable;
  3920. +}
  3921. +
  3922. /**
  3923. * regulator_suspend - prepare regulators for system wide suspend
  3924. * @dev: ``&struct device`` pointer that is passed to _regulator_suspend()
  3925. @@ -5278,10 +5286,33 @@
  3926. {
  3927. struct regulator_dev *rdev = dev_to_rdev(dev);
  3928. suspend_state_t state = pm_suspend_target_state;
  3929. + struct regulator_state *rstate;
  3930. int ret;
  3931.  
  3932. regulator_lock(rdev);
  3933. ret = suspend_set_state(rdev, state);
  3934. + if (ret) {
  3935. + goto out;
  3936. + }
  3937. +
  3938. + rstate = regulator_get_suspend_state(rdev, state);
  3939. + if (rstate == NULL)
  3940. + goto out;
  3941. +
  3942. + if (rstate->enabled == ENABLE_IN_SUSPEND && can_enable(rdev)) {
  3943. + if (!rdev->desc->ops->set_suspend_enable) {
  3944. + rdev->resume_state = _regulator_is_enabled(rdev);
  3945. + rdev_info(rdev, "Entering suspend %d, enabling forcibly, was %s\n", state, rdev->resume_state ? "on" : "off");
  3946. + ret = _regulator_do_enable(rdev);
  3947. + }
  3948. + } else if (rstate->enabled == DISABLE_IN_SUSPEND && can_disable(rdev)) {
  3949. + if (!rdev->desc->ops->set_suspend_disable) {
  3950. + rdev->resume_state = _regulator_is_enabled(rdev);
  3951. + rdev_info(rdev, "Entering suspend %d, disabling forcibly, was %s\n", state, rdev->resume_state ? "on" : "off");
  3952. + ret = _regulator_do_disable(rdev);
  3953. + }
  3954. + }
  3955. +out:
  3956. regulator_unlock(rdev);
  3957.  
  3958. return ret;
  3959. @@ -5300,10 +5331,19 @@
  3960.  
  3961. regulator_lock(rdev);
  3962.  
  3963. - if (rdev->desc->ops->resume &&
  3964. - (rstate->enabled == ENABLE_IN_SUSPEND ||
  3965. - rstate->enabled == DISABLE_IN_SUSPEND))
  3966. - ret = rdev->desc->ops->resume(rdev);
  3967. + if (rstate->enabled == ENABLE_IN_SUSPEND || rstate->enabled == DISABLE_IN_SUSPEND) {
  3968. + if (rdev->desc->ops->resume) {
  3969. + ret = rdev->desc->ops->resume(rdev);
  3970. + } else if ((rstate->enabled == ENABLE_IN_SUSPEND && !rdev->desc->ops->set_suspend_enable) ||
  3971. + (rstate->enabled == DISABLE_IN_SUSPEND && !rdev->desc->ops->set_suspend_disable)) {
  3972. + rdev_info(rdev, "Resuming, restoring state to %s\n", rdev->resume_state ? "on" : "off");
  3973. + if (rdev->resume_state && can_enable(rdev)) {
  3974. + ret = _regulator_do_enable(rdev);
  3975. + } else if (!rdev->resume_state && can_disable(rdev)) {
  3976. + ret = _regulator_do_disable(rdev);
  3977. + }
  3978. + }
  3979. + }
  3980.  
  3981. regulator_unlock(rdev);
  3982.  
  3983. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/soc/rockchip/Kconfig linux-next_20200529_pinebookpro/drivers/soc/rockchip/Kconfig
  3984. --- linux-next_20200529/drivers/soc/rockchip/Kconfig 2020-05-30 19:01:43.000000000 -0700
  3985. +++ linux-next_20200529_pinebookpro/drivers/soc/rockchip/Kconfig 2020-05-30 19:57:40.805416832 -0700
  3986. @@ -26,4 +26,10 @@
  3987.  
  3988. If unsure, say N.
  3989.  
  3990. +config ROCKCHIP_SUSPEND_MODE
  3991. + bool "Rockchip suspend mode config"
  3992. + depends on ROCKCHIP_SIP
  3993. + help
  3994. + Say Y here if you want to set the suspend mode to the ATF.
  3995. +
  3996. endif
  3997. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/soc/rockchip/Makefile linux-next_20200529_pinebookpro/drivers/soc/rockchip/Makefile
  3998. --- linux-next_20200529/drivers/soc/rockchip/Makefile 2020-05-30 19:01:43.000000000 -0700
  3999. +++ linux-next_20200529_pinebookpro/drivers/soc/rockchip/Makefile 2020-05-30 19:57:40.805416832 -0700
  4000. @@ -4,3 +4,4 @@
  4001. #
  4002. obj-$(CONFIG_ROCKCHIP_GRF) += grf.o
  4003. obj-$(CONFIG_ROCKCHIP_PM_DOMAINS) += pm_domains.o
  4004. +obj-$(CONFIG_ROCKCHIP_SUSPEND_MODE) += rockchip_pm_config.o
  4005. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/soc/rockchip/rockchip_pm_config.c linux-next_20200529_pinebookpro/drivers/soc/rockchip/rockchip_pm_config.c
  4006. --- linux-next_20200529/drivers/soc/rockchip/rockchip_pm_config.c 1969-12-31 16:00:00.000000000 -0800
  4007. +++ linux-next_20200529_pinebookpro/drivers/soc/rockchip/rockchip_pm_config.c 2020-05-30 19:57:40.805416832 -0700
  4008. @@ -0,0 +1,212 @@
  4009. +/*
  4010. + * Rockchip Generic power configuration support.
  4011. + *
  4012. + * Copyright (c) 2017 ROCKCHIP, Co. Ltd.
  4013. + *
  4014. + * This program is free software; you can redistribute it and/or modify
  4015. + * it under the terms of the GNU General Public License version 2 as
  4016. + * published by the Free Software Foundation.
  4017. + */
  4018. +
  4019. +#include <linux/arm-smccc.h>
  4020. +#include <linux/bitops.h>
  4021. +#include <linux/cpu.h>
  4022. +#include <linux/of_gpio.h>
  4023. +#include <linux/platform_device.h>
  4024. +#include <linux/regulator/machine.h>
  4025. +#include <linux/rockchip/rockchip_sip.h>
  4026. +#include <linux/suspend.h>
  4027. +#include <dt-bindings/input/input.h>
  4028. +
  4029. +#define PM_INVALID_GPIO 0xffff
  4030. +
  4031. +static const struct of_device_id pm_match_table[] = {
  4032. + { .compatible = "rockchip,pm-rk3399",},
  4033. + { },
  4034. +};
  4035. +
  4036. +#define MAX_PWRKEY_NUMS 20
  4037. +#define MAX_NUM_KEYS 60
  4038. +
  4039. +struct rkxx_remote_key_table {
  4040. + int scancode;
  4041. + int keycode;
  4042. +};
  4043. +
  4044. +static int parse_ir_pwrkeys(unsigned int *pwrkey, int size, int *nkey)
  4045. +{
  4046. + struct device_node *node;
  4047. + struct device_node *child_node;
  4048. + struct rkxx_remote_key_table key_table[MAX_NUM_KEYS];
  4049. + int i;
  4050. + int len = 0, nbuttons;
  4051. + int num = 0;
  4052. + u32 usercode, scancode;
  4053. +
  4054. + for_each_node_by_name(node, "pwm") {
  4055. + for_each_child_of_node(node, child_node) {
  4056. + if (of_property_read_u32(child_node,
  4057. + "rockchip,usercode",
  4058. + &usercode))
  4059. + break;
  4060. +
  4061. + if (of_get_property(child_node,
  4062. + "rockchip,key_table",
  4063. + &len) == NULL ||
  4064. + len <= 0)
  4065. + break;
  4066. +
  4067. + len = len < sizeof(key_table) ? len : sizeof(key_table);
  4068. + len /= sizeof(u32);
  4069. + if (of_property_read_u32_array(child_node,
  4070. + "rockchip,key_table",
  4071. + (u32 *)key_table,
  4072. + len))
  4073. + break;
  4074. +
  4075. + nbuttons = len / 2;
  4076. + for (i = 0; i < nbuttons && num < size; ++i) {
  4077. + if (key_table[i].keycode == KEY_POWER) {
  4078. + scancode = key_table[i].scancode;
  4079. + pr_debug("usercode=%x, key=%x\n",
  4080. + usercode, scancode);
  4081. + pwrkey[num] = (usercode & 0xffff) << 16;
  4082. + pwrkey[num] |= (scancode & 0xff) << 8;
  4083. + ++num;
  4084. + }
  4085. + }
  4086. + }
  4087. + }
  4088. +
  4089. + *nkey = num;
  4090. +
  4091. + return num ? 0 : -1;
  4092. +}
  4093. +
  4094. +static void rockchip_pm_virt_pwroff_prepare(void)
  4095. +{
  4096. + int error;
  4097. + int i, nkey;
  4098. + u32 power_key[MAX_PWRKEY_NUMS];
  4099. +
  4100. + if ((parse_ir_pwrkeys(power_key, ARRAY_SIZE(power_key), &nkey))) {
  4101. + pr_err("Parse ir powerkey code failed!\n");
  4102. + return;
  4103. + }
  4104. +
  4105. + for (i = 0; i < nkey; ++i)
  4106. + sip_smc_set_suspend_mode(VIRTUAL_POWEROFF, 1, power_key[i]);
  4107. +
  4108. + regulator_suspend_prepare(PM_SUSPEND_MEM);
  4109. +
  4110. + error = disable_nonboot_cpus();
  4111. + if (error) {
  4112. + pr_err("Disable nonboot cpus failed!\n");
  4113. + return;
  4114. + }
  4115. +
  4116. + sip_smc_set_suspend_mode(VIRTUAL_POWEROFF, 0, 1);
  4117. + sip_smc_virtual_poweroff();
  4118. +}
  4119. +
  4120. +static int __init pm_config_init(struct platform_device *pdev)
  4121. +{
  4122. + const struct of_device_id *match_id;
  4123. + struct device_node *node;
  4124. + u32 mode_config = 0;
  4125. + u32 wakeup_config = 0;
  4126. + u32 pwm_regulator_config = 0;
  4127. + int gpio_temp[10];
  4128. + u32 sleep_debug_en = 0;
  4129. + u32 apios_suspend = 0;
  4130. + u32 virtual_poweroff_en = 0;
  4131. + enum of_gpio_flags flags;
  4132. + int i = 0;
  4133. + int length;
  4134. +
  4135. + match_id = of_match_node(pm_match_table, pdev->dev.of_node);
  4136. + if (!match_id)
  4137. + return -ENODEV;
  4138. +
  4139. + node = of_find_node_by_name(NULL, "rockchip-suspend");
  4140. +
  4141. + if (IS_ERR_OR_NULL(node)) {
  4142. + dev_err(&pdev->dev, "%s dev node err\n", __func__);
  4143. + return -ENODEV;
  4144. + }
  4145. +
  4146. + if (of_property_read_u32_array(node,
  4147. + "rockchip,sleep-mode-config",
  4148. + &mode_config, 1))
  4149. + dev_warn(&pdev->dev, "not set sleep mode config\n");
  4150. + else
  4151. + sip_smc_set_suspend_mode(SUSPEND_MODE_CONFIG, mode_config, 0);
  4152. +
  4153. + if (of_property_read_u32_array(node,
  4154. + "rockchip,wakeup-config",
  4155. + &wakeup_config, 1))
  4156. + dev_warn(&pdev->dev, "not set wakeup-config\n");
  4157. + else
  4158. + sip_smc_set_suspend_mode(WKUP_SOURCE_CONFIG, wakeup_config, 0);
  4159. +
  4160. + if (of_property_read_u32_array(node,
  4161. + "rockchip,pwm-regulator-config",
  4162. + &pwm_regulator_config, 1))
  4163. + dev_warn(&pdev->dev, "not set pwm-regulator-config\n");
  4164. + else
  4165. + sip_smc_set_suspend_mode(PWM_REGULATOR_CONFIG,
  4166. + pwm_regulator_config,
  4167. + 0);
  4168. +
  4169. + length = of_gpio_named_count(node, "rockchip,power-ctrl");
  4170. +
  4171. + if (length > 0 && length < 10) {
  4172. + for (i = 0; i < length; i++) {
  4173. + gpio_temp[i] = of_get_named_gpio_flags(node,
  4174. + "rockchip,power-ctrl",
  4175. + i,
  4176. + &flags);
  4177. + if (!gpio_is_valid(gpio_temp[i]))
  4178. + break;
  4179. + sip_smc_set_suspend_mode(GPIO_POWER_CONFIG,
  4180. + i,
  4181. + gpio_temp[i]);
  4182. + }
  4183. + }
  4184. + sip_smc_set_suspend_mode(GPIO_POWER_CONFIG, i, PM_INVALID_GPIO);
  4185. +
  4186. + if (!of_property_read_u32_array(node,
  4187. + "rockchip,sleep-debug-en",
  4188. + &sleep_debug_en, 1))
  4189. + sip_smc_set_suspend_mode(SUSPEND_DEBUG_ENABLE,
  4190. + sleep_debug_en,
  4191. + 0);
  4192. +
  4193. + if (!of_property_read_u32_array(node,
  4194. + "rockchip,apios-suspend",
  4195. + &apios_suspend, 1))
  4196. + sip_smc_set_suspend_mode(APIOS_SUSPEND_CONFIG,
  4197. + apios_suspend,
  4198. + 0);
  4199. +
  4200. + if (!of_property_read_u32_array(node,
  4201. + "rockchip,virtual-poweroff",
  4202. + &virtual_poweroff_en, 1) &&
  4203. + virtual_poweroff_en)
  4204. + pm_power_off_prepare = rockchip_pm_virt_pwroff_prepare;
  4205. +
  4206. + return 0;
  4207. +}
  4208. +
  4209. +static struct platform_driver pm_driver = {
  4210. + .driver = {
  4211. + .name = "rockchip-pm",
  4212. + .of_match_table = pm_match_table,
  4213. + },
  4214. +};
  4215. +
  4216. +static int __init rockchip_pm_drv_register(void)
  4217. +{
  4218. + return platform_driver_probe(&pm_driver, pm_config_init);
  4219. +}
  4220. +subsys_initcall(rockchip_pm_drv_register);
  4221. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/tty/serdev/core.c linux-next_20200529_pinebookpro/drivers/tty/serdev/core.c
  4222. --- linux-next_20200529/drivers/tty/serdev/core.c 2020-05-30 19:01:43.000000000 -0700
  4223. +++ linux-next_20200529_pinebookpro/drivers/tty/serdev/core.c 2020-05-30 19:57:40.805416832 -0700
  4224. @@ -432,11 +432,22 @@
  4225. return 0;
  4226. }
  4227.  
  4228. +static void serdev_drv_shutdown(struct device *dev)
  4229. +{
  4230. + const struct serdev_device_driver *sdrv;
  4231. + if (dev->driver) {
  4232. + sdrv = to_serdev_device_driver(dev->driver);
  4233. + if (sdrv->shutdown)
  4234. + sdrv->shutdown(to_serdev_device(dev));
  4235. + }
  4236. +}
  4237. +
  4238. static struct bus_type serdev_bus_type = {
  4239. .name = "serial",
  4240. .match = serdev_device_match,
  4241. .probe = serdev_drv_probe,
  4242. .remove = serdev_drv_remove,
  4243. + .shutdown = serdev_drv_shutdown,
  4244. };
  4245.  
  4246. /**
  4247. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/usb/typec/altmodes/displayport.c linux-next_20200529_pinebookpro/drivers/usb/typec/altmodes/displayport.c
  4248. --- linux-next_20200529/drivers/usb/typec/altmodes/displayport.c 2020-05-30 19:01:43.000000000 -0700
  4249. +++ linux-next_20200529_pinebookpro/drivers/usb/typec/altmodes/displayport.c 2020-05-30 19:57:40.809416852 -0700
  4250. @@ -9,6 +9,8 @@
  4251. */
  4252.  
  4253. #include <linux/delay.h>
  4254. +#include <linux/extcon.h>
  4255. +#include <linux/extcon-provider.h>
  4256. #include <linux/mutex.h>
  4257. #include <linux/module.h>
  4258. #include <linux/usb/pd_vdo.h>
  4259. @@ -134,15 +136,53 @@
  4260. return ret;
  4261. }
  4262.  
  4263. +static void dp_altmode_update_extcon(struct dp_altmode *dp, bool disconnect) {
  4264. + const struct device *dev = &dp->port->dev;
  4265. + struct extcon_dev* edev = NULL;
  4266. +
  4267. + while (dev) {
  4268. + edev = extcon_find_edev_by_node(dev->of_node);
  4269. + if(!IS_ERR(edev)) {
  4270. + break;
  4271. + }
  4272. + dev = dev->parent;
  4273. + }
  4274. +
  4275. + if (IS_ERR_OR_NULL(edev)) {
  4276. + return;
  4277. + }
  4278. +
  4279. + if (disconnect || !dp->data.conf) {
  4280. + extcon_set_state_sync(edev, EXTCON_DISP_DP, false);
  4281. + } else {
  4282. + union extcon_property_value extcon_true = { .intval = true };
  4283. + extcon_set_state(edev, EXTCON_DISP_DP, true);
  4284. + if (DP_CONF_GET_PIN_ASSIGN(dp->data.conf) & DP_PIN_ASSIGN_MULTI_FUNC_MASK) {
  4285. + extcon_set_state_sync(edev, EXTCON_USB_HOST, true);
  4286. + extcon_set_property(edev, EXTCON_DISP_DP, EXTCON_PROP_USB_SS,
  4287. + extcon_true);
  4288. + } else {
  4289. + extcon_set_state_sync(edev, EXTCON_USB_HOST, false);
  4290. + }
  4291. + extcon_sync(edev, EXTCON_DISP_DP);
  4292. + extcon_set_state_sync(edev, EXTCON_USB, false);
  4293. + }
  4294. +
  4295. +}
  4296. +
  4297. static int dp_altmode_configured(struct dp_altmode *dp)
  4298. {
  4299. int ret;
  4300.  
  4301. sysfs_notify(&dp->alt->dev.kobj, "displayport", "configuration");
  4302.  
  4303. - if (!dp->data.conf)
  4304. + if (!dp->data.conf) {
  4305. + dp_altmode_update_extcon(dp, true);
  4306. return typec_altmode_notify(dp->alt, TYPEC_STATE_USB,
  4307. &dp->data);
  4308. + }
  4309. +
  4310. + dp_altmode_update_extcon(dp, false);
  4311.  
  4312. ret = dp_altmode_notify(dp);
  4313. if (ret)
  4314. @@ -169,9 +209,11 @@
  4315. if (ret) {
  4316. if (DP_CONF_GET_PIN_ASSIGN(dp->data.conf))
  4317. dp_altmode_notify(dp);
  4318. - else
  4319. + else {
  4320. + dp_altmode_update_extcon(dp, true);
  4321. typec_altmode_notify(dp->alt, TYPEC_STATE_USB,
  4322. &dp->data);
  4323. + }
  4324. }
  4325.  
  4326. return ret;
  4327. @@ -210,6 +252,8 @@
  4328. case DP_STATE_EXIT:
  4329. if (typec_altmode_exit(dp->alt))
  4330. dev_err(&dp->alt->dev, "Exit Mode Failed!\n");
  4331. + else
  4332. + dp_altmode_update_extcon(dp, true);
  4333. break;
  4334. default:
  4335. break;
  4336. @@ -520,8 +564,13 @@
  4337. if (!(DP_CAP_DFP_D_PIN_ASSIGN(port->vdo) &
  4338. DP_CAP_UFP_D_PIN_ASSIGN(alt->vdo)) &&
  4339. !(DP_CAP_UFP_D_PIN_ASSIGN(port->vdo) &
  4340. - DP_CAP_DFP_D_PIN_ASSIGN(alt->vdo)))
  4341. + DP_CAP_DFP_D_PIN_ASSIGN(alt->vdo))) {
  4342. + dev_err(&alt->dev, "No compatible pin configuration found:"\
  4343. + "%04lx -> %04lx, %04lx <- %04lx",
  4344. + DP_CAP_DFP_D_PIN_ASSIGN(port->vdo), DP_CAP_UFP_D_PIN_ASSIGN(alt->vdo),
  4345. + DP_CAP_UFP_D_PIN_ASSIGN(port->vdo), DP_CAP_DFP_D_PIN_ASSIGN(alt->vdo));
  4346. return -ENODEV;
  4347. + }
  4348.  
  4349. ret = sysfs_create_group(&alt->dev.kobj, &dp_altmode_group);
  4350. if (ret)
  4351. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/usb/typec/bus.c linux-next_20200529_pinebookpro/drivers/usb/typec/bus.c
  4352. --- linux-next_20200529/drivers/usb/typec/bus.c 2020-05-30 19:01:43.000000000 -0700
  4353. +++ linux-next_20200529_pinebookpro/drivers/usb/typec/bus.c 2020-05-30 19:57:40.809416852 -0700
  4354. @@ -154,8 +154,14 @@
  4355. */
  4356. void typec_altmode_attention(struct typec_altmode *adev, u32 vdo)
  4357. {
  4358. - struct typec_altmode *pdev = &to_altmode(adev)->partner->adev;
  4359. + struct typec_altmode *pdev;
  4360. + WARN_ONCE(!adev, "typec bus attention: adev is NULL!");
  4361. + WARN_ONCE(!to_altmode(adev)->partner, "typec bus attention: partner is NULL!");
  4362. + if(!adev || !to_altmode(adev)->partner) {
  4363. + return;
  4364. + }
  4365.  
  4366. + pdev = &to_altmode(adev)->partner->adev;
  4367. if (pdev->ops && pdev->ops->attention)
  4368. pdev->ops->attention(pdev, vdo);
  4369. }
  4370. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/drivers/usb/typec/tcpm/tcpm.c linux-next_20200529_pinebookpro/drivers/usb/typec/tcpm/tcpm.c
  4371. --- linux-next_20200529/drivers/usb/typec/tcpm/tcpm.c 2020-05-30 19:01:43.000000000 -0700
  4372. +++ linux-next_20200529_pinebookpro/drivers/usb/typec/tcpm/tcpm.c 2020-05-30 19:57:40.809416852 -0700
  4373. @@ -8,6 +8,7 @@
  4374. #include <linux/completion.h>
  4375. #include <linux/debugfs.h>
  4376. #include <linux/device.h>
  4377. +#include <linux/extcon-provider.h>
  4378. #include <linux/jiffies.h>
  4379. #include <linux/kernel.h>
  4380. #include <linux/module.h>
  4381. @@ -322,6 +323,12 @@
  4382. /* port belongs to a self powered device */
  4383. bool self_powered;
  4384.  
  4385. +
  4386. +#ifdef CONFIG_EXTCON
  4387. + struct extcon_dev *extcon;
  4388. + unsigned int *extcon_cables;
  4389. +#endif
  4390. +
  4391. #ifdef CONFIG_DEBUG_FS
  4392. struct dentry *dentry;
  4393. struct mutex logbuffer_lock; /* log buffer access lock */
  4394. @@ -607,6 +614,35 @@
  4395.  
  4396. #endif
  4397.  
  4398. +static void tcpm_update_extcon_data(struct tcpm_port *port, bool attached) {
  4399. +#ifdef CONFIG_EXTCON
  4400. + unsigned int *capability = port->extcon_cables;
  4401. + if (port->data_role == TYPEC_HOST) {
  4402. + extcon_set_state(port->extcon, EXTCON_USB, false);
  4403. + extcon_set_state(port->extcon, EXTCON_USB_HOST, attached);
  4404. + } else {
  4405. + extcon_set_state(port->extcon, EXTCON_USB, true);
  4406. + extcon_set_state(port->extcon, EXTCON_USB_HOST, attached);
  4407. + }
  4408. + while (*capability != EXTCON_NONE) {
  4409. + if (attached) {
  4410. + union extcon_property_value val;
  4411. + val.intval = (port->polarity == TYPEC_POLARITY_CC2);
  4412. + extcon_set_property(port->extcon, *capability,
  4413. + EXTCON_PROP_USB_TYPEC_POLARITY, val);
  4414. + } else {
  4415. + extcon_set_state(port->extcon, *capability, false);
  4416. + }
  4417. + extcon_sync(port->extcon, *capability);
  4418. + capability++;
  4419. + }
  4420. + tcpm_log(port, "Extcon update (%s): %s, %s",
  4421. + attached ? "attached" : "detached",
  4422. + port->data_role == TYPEC_HOST ? "host" : "device",
  4423. + port->polarity == TYPEC_POLARITY_CC1 ? "normal" : "flipped");
  4424. +#endif
  4425. +}
  4426. +
  4427. static int tcpm_pd_transmit(struct tcpm_port *port,
  4428. enum tcpm_transmit_type type,
  4429. const struct pd_message *msg)
  4430. @@ -834,6 +870,8 @@
  4431. typec_set_data_role(port->typec_port, data);
  4432. typec_set_pwr_role(port->typec_port, role);
  4433.  
  4434. + tcpm_update_extcon_data(port, attached);
  4435. +
  4436. return 0;
  4437. }
  4438.  
  4439. @@ -1044,7 +1082,7 @@
  4440. paltmode->mode = i;
  4441. paltmode->vdo = le32_to_cpu(payload[i]);
  4442.  
  4443. - tcpm_log(port, " Alternate mode %d: SVID 0x%04x, VDO %d: 0x%08x",
  4444. + tcpm_log(port, "Alternate mode %d: SVID 0x%04x, VDO %d: 0x%08x",
  4445. pmdata->altmodes, paltmode->svid,
  4446. paltmode->mode, paltmode->vdo);
  4447.  
  4448. @@ -1064,6 +1102,9 @@
  4449. if (!altmode)
  4450. tcpm_log(port, "Failed to register partner SVID 0x%04x",
  4451. modep->altmode_desc[i].svid);
  4452. + else
  4453. + tcpm_log(port, "Registered altmode 0x%04x", modep->altmode_desc[i].svid);
  4454. +
  4455. port->partner_altmode[i] = altmode;
  4456. }
  4457. }
  4458. @@ -1167,9 +1208,11 @@
  4459. modep->svid_index++;
  4460. if (modep->svid_index < modep->nsvids) {
  4461. u16 svid = modep->svids[modep->svid_index];
  4462. + tcpm_log(port, "More modes available, sending discover");
  4463. response[0] = VDO(svid, 1, CMD_DISCOVER_MODES);
  4464. rlen = 1;
  4465. } else {
  4466. + tcpm_log(port, "Got all patner modes, registering");
  4467. tcpm_register_partner_altmodes(port);
  4468. }
  4469. break;
  4470. @@ -2693,6 +2736,7 @@
  4471. static void tcpm_typec_disconnect(struct tcpm_port *port)
  4472. {
  4473. if (port->connected) {
  4474. + tcpm_update_extcon_data(port, false);
  4475. typec_unregister_partner(port->partner);
  4476. port->partner = NULL;
  4477. port->connected = false;
  4478. @@ -2750,6 +2794,8 @@
  4479. port->hard_reset_count = 0;
  4480.  
  4481. tcpm_reset_port(port);
  4482. +
  4483. + tcpm_update_extcon_data(port, false);
  4484. }
  4485.  
  4486. static void tcpm_src_detach(struct tcpm_port *port)
  4487. @@ -4424,6 +4470,64 @@
  4488. }
  4489. EXPORT_SYMBOL_GPL(tcpm_tcpc_reset);
  4490.  
  4491. +unsigned int default_supported_cables[] = {
  4492. + EXTCON_NONE
  4493. +};
  4494. +
  4495. +static int tcpm_fw_get_caps_late(struct tcpm_port *port,
  4496. + struct fwnode_handle *fwnode)
  4497. +{
  4498. + int ret, i;
  4499. + ret = fwnode_property_count_u32(fwnode, "typec-altmodes");
  4500. + if (ret > 0) {
  4501. + u32 *props;
  4502. + if (ret % 4) {
  4503. + dev_err(port->dev, "Length of typec altmode array must be divisible by 4");
  4504. + return -EINVAL;
  4505. + }
  4506. +
  4507. + props = devm_kzalloc(port->dev, sizeof(u32) * ret, GFP_KERNEL);
  4508. + if (!props) {
  4509. + dev_err(port->dev, "Failed to allocate memory for altmode properties");
  4510. + return -ENOMEM;
  4511. + }
  4512. +
  4513. + if(fwnode_property_read_u32_array(fwnode, "typec-altmodes", props, ret) < 0) {
  4514. + dev_err(port->dev, "Failed to read altmodes from port");
  4515. + return -EINVAL;
  4516. + }
  4517. +
  4518. + i = 0;
  4519. + while (ret > 0 && i < ARRAY_SIZE(port->port_altmode)) {
  4520. + struct typec_altmode *alt;
  4521. + struct typec_altmode_desc alt_desc = {
  4522. + .svid = props[i * 4],
  4523. + .mode = props[i * 4 + 1],
  4524. + .vdo = props[i * 4 + 2],
  4525. + .roles = props[i * 4 + 3],
  4526. + };
  4527. +
  4528. +
  4529. + tcpm_log(port, "Adding altmode SVID: 0x%04x, mode: %d, vdo: %u, role: %d",
  4530. + alt_desc.svid, alt_desc.mode, alt_desc.vdo, alt_desc.roles);
  4531. + alt = typec_port_register_altmode(port->typec_port,
  4532. + &alt_desc);
  4533. + if (IS_ERR(alt)) {
  4534. + tcpm_log(port,
  4535. + "%s: failed to register port alternate mode 0x%x",
  4536. + dev_name(port->dev), alt_desc.svid);
  4537. + break;
  4538. + }
  4539. + typec_altmode_set_drvdata(alt, port);
  4540. + alt->ops = &tcpm_altmode_ops;
  4541. + port->port_altmode[i] = alt;
  4542. + i++;
  4543. + ret -= 4;
  4544. + }
  4545. + }
  4546. + return 0;
  4547. +}
  4548. +
  4549. static int tcpm_fw_get_caps(struct tcpm_port *port,
  4550. struct fwnode_handle *fwnode)
  4551. {
  4552. @@ -4434,6 +4538,23 @@
  4553. if (!fwnode)
  4554. return -EINVAL;
  4555.  
  4556. +#ifdef CONFIG_EXTCON
  4557. + ret = fwnode_property_count_u32(fwnode, "extcon-cables");
  4558. + if (ret > 0) {
  4559. + port->extcon_cables = devm_kzalloc(port->dev, sizeof(u32) * ret, GFP_KERNEL);
  4560. + if (!port->extcon_cables) {
  4561. + dev_err(port->dev, "Failed to allocate memory for extcon cable types. "\
  4562. + "Using default tyes");
  4563. + goto extcon_default;
  4564. + }
  4565. + fwnode_property_read_u32_array(fwnode, "extcon-cables", port->extcon_cables, ret);
  4566. + } else {
  4567. +extcon_default:
  4568. + dev_info(port->dev, "No cable types defined, using default cables");
  4569. + port->extcon_cables = default_supported_cables;
  4570. + }
  4571. +#endif
  4572. +
  4573. /* USB data support is optional */
  4574. ret = fwnode_property_read_string(fwnode, "data-role", &cap_str);
  4575. if (ret == 0) {
  4576. @@ -4766,6 +4887,17 @@
  4577. goto out_destroy_wq;
  4578.  
  4579. port->try_role = port->typec_caps.prefer_role;
  4580. +#ifdef CONFIG_EXTCON
  4581. + port->extcon = devm_extcon_dev_allocate(dev, port->extcon_cables);
  4582. + if (IS_ERR(port->extcon)) {
  4583. + dev_err(dev, "Failed to allocate extcon device: %ld", PTR_ERR(port->extcon));
  4584. + goto out_destroy_wq;
  4585. + }
  4586. + if((err = devm_extcon_dev_register(dev, port->extcon))) {
  4587. + dev_err(dev, "Failed to register extcon device: %d", err);
  4588. + goto out_destroy_wq;
  4589. + }
  4590. +#endif
  4591.  
  4592. port->typec_caps.fwnode = tcpc->fwnode;
  4593. port->typec_caps.revision = 0x0120; /* Type-C spec release 1.2 */
  4594. @@ -4793,6 +4925,12 @@
  4595. goto out_role_sw_put;
  4596. }
  4597.  
  4598. + err = tcpm_fw_get_caps_late(port, tcpc->fwnode);
  4599. + if (err < 0) {
  4600. + dev_err(dev, "Failed to get altmodes from fwnode");
  4601. + goto out_destroy_wq;
  4602. + }
  4603. +
  4604. mutex_lock(&port->lock);
  4605. tcpm_init(port);
  4606. mutex_unlock(&port->lock);
  4607. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/include/dt-bindings/suspend/rockchip-rk3399.h linux-next_20200529_pinebookpro/include/dt-bindings/suspend/rockchip-rk3399.h
  4608. --- linux-next_20200529/include/dt-bindings/suspend/rockchip-rk3399.h 1969-12-31 16:00:00.000000000 -0800
  4609. +++ linux-next_20200529_pinebookpro/include/dt-bindings/suspend/rockchip-rk3399.h 2020-05-30 19:57:40.809416852 -0700
  4610. @@ -0,0 +1,60 @@
  4611. +/*
  4612. + * Header providing constants for Rockchip suspend bindings.
  4613. + *
  4614. + * Copyright (C) 2017, Fuzhou Rockchip Electronics Co., Ltd
  4615. + * Author: Tony.Xie
  4616. + *
  4617. + * This program is free software; you can redistribute it and/or modify
  4618. + * it under the terms of the GNU General Public License as published by
  4619. + * the Free Software Foundation; either version 2 of the License, or
  4620. + * (at your option) any later version.
  4621. + *
  4622. + * This program is distributed in the hope that it will be useful,
  4623. + * but WITHOUT ANY WARRANTY; without even the implied warranty of
  4624. + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  4625. + * GNU General Public License for more details.
  4626. + */
  4627. +
  4628. +#ifndef __DT_BINDINGS_SUSPEND_ROCKCHIP_RK3399_H__
  4629. +#define __DT_BINDINGS_SUSPEND_ROCKCHIP_RK3399_H__
  4630. +
  4631. +/* the suspend mode */
  4632. +#define RKPM_SLP_WFI (1 << 0)
  4633. +#define RKPM_SLP_ARMPD (1 << 1)
  4634. +#define RKPM_SLP_PERILPPD (1 << 2)
  4635. +#define RKPM_SLP_DDR_RET (1 << 3)
  4636. +#define RKPM_SLP_PLLPD (1 << 4)
  4637. +#define RKPM_SLP_OSC_DIS (1 << 5)
  4638. +#define RKPM_SLP_CENTER_PD (1 << 6)
  4639. +#define RKPM_SLP_AP_PWROFF (1 << 7)
  4640. +
  4641. +/* the wake up source */
  4642. +#define RKPM_CLUSTER_L_WKUP_EN (1 << 0)
  4643. +#define RKPM_CLUSTER_B_WKUPB_EN (1 << 1)
  4644. +#define RKPM_GPIO_WKUP_EN (1 << 2)
  4645. +#define RKPM_SDIO_WKUP_EN (1 << 3)
  4646. +#define RKPM_SDMMC_WKUP_EN (1 << 4)
  4647. +#define RKPM_TIMER_WKUP_EN (1 << 6)
  4648. +#define RKPM_USB_WKUP_EN (1 << 7)
  4649. +#define RKPM_SFT_WKUP_EN (1 << 8)
  4650. +#define RKPM_WDT_M0_WKUP_EN (1 << 9)
  4651. +#define RKPM_TIME_OUT_WKUP_EN (1 << 10)
  4652. +#define RKPM_PWM_WKUP_EN (1 << 11)
  4653. +#define RKPM_PCIE_WKUP_EN (1 << 13)
  4654. +
  4655. +/* the pwm regulator */
  4656. +#define PWM0_REGULATOR_EN (1 << 0)
  4657. +#define PWM1_REGULATOR_EN (1 << 1)
  4658. +#define PWM2_REGULATOR_EN (1 << 2)
  4659. +#define PWM3A_REGULATOR_EN (1 << 3)
  4660. +#define PWM3B_REGULATOR_EN (1 << 4)
  4661. +
  4662. +/* the APIO voltage domain */
  4663. +#define RKPM_APIO0_SUSPEND (1 << 0)
  4664. +#define RKPM_APIO1_SUSPEND (1 << 1)
  4665. +#define RKPM_APIO2_SUSPEND (1 << 2)
  4666. +#define RKPM_APIO3_SUSPEND (1 << 3)
  4667. +#define RKPM_APIO4_SUSPEND (1 << 4)
  4668. +#define RKPM_APIO5_SUSPEND (1 << 5)
  4669. +
  4670. +#endif
  4671. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/include/linux/leds.h linux-next_20200529_pinebookpro/include/linux/leds.h
  4672. --- linux-next_20200529/include/linux/leds.h 2020-05-30 19:01:44.000000000 -0700
  4673. +++ linux-next_20200529_pinebookpro/include/linux/leds.h 2020-05-30 19:57:40.813416871 -0700
  4674. @@ -75,6 +75,7 @@
  4675. #define LED_BRIGHT_HW_CHANGED BIT(21)
  4676. #define LED_RETAIN_AT_SHUTDOWN BIT(22)
  4677. #define LED_INIT_DEFAULT_TRIGGER BIT(23)
  4678. +#define LED_INVERT_TRIGGER BIT(24)
  4679.  
  4680. /* set_brightness_work / blink_timer flags, atomic, private. */
  4681. unsigned long work_flags;
  4682. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/include/linux/regulator/driver.h linux-next_20200529_pinebookpro/include/linux/regulator/driver.h
  4683. --- linux-next_20200529/include/linux/regulator/driver.h 2020-05-30 19:01:44.000000000 -0700
  4684. +++ linux-next_20200529_pinebookpro/include/linux/regulator/driver.h 2020-05-30 19:57:40.813416871 -0700
  4685. @@ -465,6 +465,9 @@
  4686.  
  4687. /* time when this regulator was disabled last time */
  4688. unsigned long last_off_jiffy;
  4689. +
  4690. + /* state when resuming */
  4691. + int resume_state;
  4692. };
  4693.  
  4694. struct regulator_dev *
  4695. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/include/linux/rockchip/rockchip_sip.h linux-next_20200529_pinebookpro/include/linux/rockchip/rockchip_sip.h
  4696. --- linux-next_20200529/include/linux/rockchip/rockchip_sip.h 1969-12-31 16:00:00.000000000 -0800
  4697. +++ linux-next_20200529_pinebookpro/include/linux/rockchip/rockchip_sip.h 2020-05-30 19:57:40.813416871 -0700
  4698. @@ -0,0 +1,149 @@
  4699. +/* Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd
  4700. + *
  4701. + * This program is free software; you can redistribute it and/or modify
  4702. + * it under the terms of the GNU General Public License version 2 and
  4703. + * only version 2 as published by the Free Software Foundation.
  4704. + *
  4705. + * This program is distributed in the hope that it will be useful,
  4706. + * but WITHOUT ANY WARRANTY; without even the implied warranty of
  4707. + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  4708. + * GNU General Public License for more details.
  4709. + */
  4710. +#ifndef __ROCKCHIP_SIP_H
  4711. +#define __ROCKCHIP_SIP_H
  4712. +
  4713. +#include <linux/arm-smccc.h>
  4714. +#include <linux/io.h>
  4715. +
  4716. +/* SMC function IDs for SiP Service queries, compatible with kernel-3.10 */
  4717. +#define SIP_ATF_VERSION 0x82000001
  4718. +#define SIP_ACCESS_REG 0x82000002
  4719. +#define SIP_SUSPEND_MODE 0x82000003
  4720. +#define SIP_PENDING_CPUS 0x82000004
  4721. +#define SIP_UARTDBG_CFG 0x82000005
  4722. +#define SIP_UARTDBG_CFG64 0xc2000005
  4723. +#define SIP_MCU_EL3FIQ_CFG 0x82000006
  4724. +#define SIP_ACCESS_CHIP_STATE64 0xc2000006
  4725. +#define SIP_SECURE_MEM_CONFIG 0x82000007
  4726. +#define SIP_ACCESS_CHIP_EXTRA_STATE64 0xc2000007
  4727. +#define SIP_DDR_CFG 0x82000008
  4728. +#define SIP_SHARE_MEM 0x82000009
  4729. +#define SIP_SIP_VERSION 0x8200000a
  4730. +#define SIP_REMOTECTL_CFG 0x8200000b
  4731. +
  4732. +/* Trust firmware version */
  4733. +#define ATF_VER_MAJOR(ver) (((ver) >> 16) & 0xffff)
  4734. +#define ATF_VER_MINOR(ver) (((ver) >> 0) & 0xffff)
  4735. +
  4736. +/* SIP_ACCESS_REG: read or write */
  4737. +#define SECURE_REG_RD 0x0
  4738. +#define SECURE_REG_WR 0x1
  4739. +
  4740. +/* Fiq debugger share memory: 8KB enough */
  4741. +#define FIQ_UARTDBG_PAGE_NUMS 2
  4742. +#define FIQ_UARTDBG_SHARE_MEM_SIZE ((FIQ_UARTDBG_PAGE_NUMS) * 4096)
  4743. +
  4744. +/* Error return code */
  4745. +#define IS_SIP_ERROR(x) (!!(x))
  4746. +
  4747. +#define SIP_RET_SUCCESS 0
  4748. +#define SIP_RET_SMC_UNKNOWN -1
  4749. +#define SIP_RET_NOT_SUPPORTED -2
  4750. +#define SIP_RET_INVALID_PARAMS -3
  4751. +#define SIP_RET_INVALID_ADDRESS -4
  4752. +#define SIP_RET_DENIED -5
  4753. +
  4754. +/* SIP_UARTDBG_CFG64 call types */
  4755. +#define UARTDBG_CFG_INIT 0xf0
  4756. +#define UARTDBG_CFG_OSHDL_TO_OS 0xf1
  4757. +#define UARTDBG_CFG_OSHDL_CPUSW 0xf3
  4758. +#define UARTDBG_CFG_OSHDL_DEBUG_ENABLE 0xf4
  4759. +#define UARTDBG_CFG_OSHDL_DEBUG_DISABLE 0xf5
  4760. +#define UARTDBG_CFG_PRINT_PORT 0xf7
  4761. +#define UARTDBG_CFG_FIQ_ENABEL 0xf8
  4762. +#define UARTDBG_CFG_FIQ_DISABEL 0xf9
  4763. +
  4764. +/* SIP_SUSPEND_MODE32 call types */
  4765. +#define SUSPEND_MODE_CONFIG 0x01
  4766. +#define WKUP_SOURCE_CONFIG 0x02
  4767. +#define PWM_REGULATOR_CONFIG 0x03
  4768. +#define GPIO_POWER_CONFIG 0x04
  4769. +#define SUSPEND_DEBUG_ENABLE 0x05
  4770. +#define APIOS_SUSPEND_CONFIG 0x06
  4771. +#define VIRTUAL_POWEROFF 0x07
  4772. +
  4773. +/* SIP_REMOTECTL_CFG call types */
  4774. +#define REMOTECTL_SET_IRQ 0xf0
  4775. +#define REMOTECTL_SET_PWM_CH 0xf1
  4776. +#define REMOTECTL_SET_PWRKEY 0xf2
  4777. +#define REMOTECTL_GET_WAKEUP_STATE 0xf3
  4778. +#define REMOTECTL_ENABLE 0xf4
  4779. +/* wakeup state */
  4780. +#define REMOTECTL_PWRKEY_WAKEUP 0xdeadbeaf
  4781. +
  4782. +/* Share mem page types */
  4783. +typedef enum {
  4784. + SHARE_PAGE_TYPE_INVALID = 0,
  4785. + SHARE_PAGE_TYPE_UARTDBG,
  4786. + SHARE_PAGE_TYPE_MAX,
  4787. +} share_page_type_t;
  4788. +
  4789. +/*
  4790. + * Rules: struct arm_smccc_res contains result and data, details:
  4791. + *
  4792. + * a0: error code(0: success, !0: error);
  4793. + * a1~a3: data
  4794. + */
  4795. +struct arm_smccc_res sip_smc_get_atf_version(void);
  4796. +struct arm_smccc_res sip_smc_get_sip_version(void);
  4797. +struct arm_smccc_res sip_smc_ddr_cfg(u32 arg0, u32 arg1, u32 arg2);
  4798. +struct arm_smccc_res sip_smc_request_share_mem(u32 page_num,
  4799. + share_page_type_t page_type);
  4800. +struct arm_smccc_res sip_smc_mcu_el3fiq(u32 arg0, u32 arg1, u32 arg2);
  4801. +
  4802. +int sip_smc_set_suspend_mode(u32 ctrl, u32 config1, u32 config2);
  4803. +int sip_smc_virtual_poweroff(void);
  4804. +/***************************fiq debugger **************************************/
  4805. +void sip_fiq_debugger_enable_fiq(bool enable, uint32_t tgt_cpu);
  4806. +void sip_fiq_debugger_enable_debug(bool enable);
  4807. +int sip_fiq_debugger_uart_irq_tf_init(u32 irq_id, void *callback_fn);
  4808. +int sip_fiq_debugger_set_print_port(u32 port_phyaddr, u32 baudrate);
  4809. +int sip_fiq_debugger_request_share_memory(void);
  4810. +int sip_fiq_debugger_get_target_cpu(void);
  4811. +int sip_fiq_debugger_switch_cpu(u32 cpu);
  4812. +int sip_fiq_debugger_is_enabled(void);
  4813. +
  4814. +/* optee cpu_context */
  4815. +struct sm_nsec_ctx {
  4816. + u32 usr_sp;
  4817. + u32 usr_lr;
  4818. + u32 irq_spsr;
  4819. + u32 irq_sp;
  4820. + u32 irq_lr;
  4821. + u32 svc_spsr;
  4822. + u32 svc_sp;
  4823. + u32 svc_lr;
  4824. + u32 abt_spsr;
  4825. + u32 abt_sp;
  4826. + u32 abt_lr;
  4827. + u32 und_spsr;
  4828. + u32 und_sp;
  4829. + u32 und_lr;
  4830. + u32 mon_lr;
  4831. + u32 mon_spsr;
  4832. + u32 r4;
  4833. + u32 r5;
  4834. + u32 r6;
  4835. + u32 r7;
  4836. + u32 r8;
  4837. + u32 r9;
  4838. + u32 r10;
  4839. + u32 r11;
  4840. + u32 r12;
  4841. + u32 r0;
  4842. + u32 r1;
  4843. + u32 r2;
  4844. + u32 r3;
  4845. +};
  4846. +
  4847. +#endif
  4848. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/include/linux/serdev.h linux-next_20200529_pinebookpro/include/linux/serdev.h
  4849. --- linux-next_20200529/include/linux/serdev.h 2020-05-30 19:01:44.000000000 -0700
  4850. +++ linux-next_20200529_pinebookpro/include/linux/serdev.h 2020-05-30 19:57:40.813416871 -0700
  4851. @@ -63,6 +63,7 @@
  4852. struct device_driver driver;
  4853. int (*probe)(struct serdev_device *);
  4854. void (*remove)(struct serdev_device *);
  4855. + void (*shutdown)(struct serdev_device *);
  4856. };
  4857.  
  4858. static inline struct serdev_device_driver *to_serdev_device_driver(struct device_driver *d)
  4859. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/sound/soc/codecs/es8316.c linux-next_20200529_pinebookpro/sound/soc/codecs/es8316.c
  4860. --- linux-next_20200529/sound/soc/codecs/es8316.c 2020-05-30 19:01:44.000000000 -0700
  4861. +++ linux-next_20200529_pinebookpro/sound/soc/codecs/es8316.c 2020-05-30 19:57:44.845436501 -0700
  4862. @@ -687,7 +687,7 @@
  4863. snd_soc_component_update_bits(component, ES8316_GPIO_DEBOUNCE,
  4864. ES8316_GPIO_ENABLE_INTERRUPT, 0);
  4865.  
  4866. - if (es8316->jack->status & SND_JACK_MICROPHONE) {
  4867. + if (es8316->jack && (es8316->jack->status & SND_JACK_MICROPHONE)) {
  4868. es8316_disable_micbias_for_mic_gnd_short_detect(component);
  4869. snd_soc_jack_report(es8316->jack, 0, SND_JACK_BTN_0);
  4870. }
  4871. diff -uNr '--exclude=.git' '--exclude=include-prefixes' linux-next_20200529/sound/soc/soc-jack.c linux-next_20200529_pinebookpro/sound/soc/soc-jack.c
  4872. --- linux-next_20200529/sound/soc/soc-jack.c 2020-05-30 19:01:44.000000000 -0700
  4873. +++ linux-next_20200529_pinebookpro/sound/soc/soc-jack.c 2020-05-30 19:57:44.845436501 -0700
  4874. @@ -254,8 +254,6 @@
  4875. int report;
  4876.  
  4877. enable = gpiod_get_value_cansleep(gpio->desc);
  4878. - if (gpio->invert)
  4879. - enable = !enable;
  4880.  
  4881. if (enable)
  4882. report = gpio->report;
  4883. @@ -384,6 +382,9 @@
  4884. goto undo;
  4885. }
  4886. } else {
  4887. + int flags = GPIOF_IN;
  4888. + if (gpios[i].invert)
  4889. + flags |= GPIOF_ACTIVE_LOW;
  4890. /* legacy GPIO number */
  4891. if (!gpio_is_valid(gpios[i].gpio)) {
  4892. dev_err(jack->card->dev,
  4893. @@ -393,7 +394,7 @@
  4894. goto undo;
  4895. }
  4896.  
  4897. - ret = gpio_request_one(gpios[i].gpio, GPIOF_IN,
  4898. + ret = gpio_request_one(gpios[i].gpio, flags,
  4899. gpios[i].name);
  4900. if (ret)
  4901. goto undo;
RAW Paste Data