API tools faq
paste
Advertisement
Guest User

Untitled

a guest
Feb 28th, 2022
36
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 31.07 KB | None | 0 0
raw download clone embed print report
  1. openocd -f openocd.cfg -d3
  2. Open On-Chip Debugger 0.11.0+dev-00584-g103b1d68d-dirty (2022-02-28-14:49)
  3. Licensed under GNU GPL v2
  4. For bug reports, read
  5. http://openocd.org/doc/doxygen/bugs.html
  6. User : 3 3 options.c:63 configuration_output_handler(): debug_level: 3
  7. User : 4 3 options.c:63 configuration_output_handler():
  8. Debug: 5 3 options.c:244 add_default_dirs(): bindir=/usr/bin
  9. Debug: 6 3 options.c:245 add_default_dirs(): pkgdatadir=/usr/share/openocd
  10. Debug: 7 3 options.c:246 add_default_dirs(): exepath=/usr/bin
  11. Debug: 8 3 options.c:247 add_default_dirs(): bin2data=../share/openocd
  12. Debug: 9 3 configuration.c:44 add_script_search_dir(): adding /home/matt/.config/openocd
  13. Debug: 10 3 configuration.c:44 add_script_search_dir(): adding /home/matt/.openocd
  14. Debug: 11 3 configuration.c:44 add_script_search_dir(): adding /usr/bin/../share/openocd/site
  15. Debug: 12 3 configuration.c:44 add_script_search_dir(): adding /usr/bin/../share/openocd/scripts
  16. Debug: 13 3 command.c:166 script_debug(): command - ocd_find openocd.cfg
  17. Debug: 14 3 configuration.c:99 find_file(): found openocd.cfg
  18. Debug: 15 3 command.c:166 script_debug(): command - ocd_find interface/stlink-dap.cfg
  19. Debug: 16 3 configuration.c:99 find_file(): found /usr/bin/../share/openocd/scripts/interface/stlink-dap.cfg
  20. Debug: 17 3 command.c:166 script_debug(): command - adapter driver st-link
  21. Debug: 18 3 command.c:166 script_debug(): command - st-link vid_pid 0x0483 0x3744 0x0483 0x3748 0x0483 0x374b 0x0483 0x374d 0x0483 0x374e 0x0483 0x374f 0x0483 0x3752 0x0483 0x3753 0x0483 0x3754
  22. Debug: 19 3 command.c:166 script_debug(): command - transport select dapdirect_swd
  23. Debug: 20 3 adi_v5_dapdirect.c:175 dapdirect_swd_select(): dapdirect_swd_select()
  24. Debug: 21 3 command.c:166 script_debug(): command - ocd_find target/stm32h7x_dual_bank.cfg
  25. Debug: 22 3 configuration.c:99 find_file(): found /usr/bin/../share/openocd/scripts/target/stm32h7x_dual_bank.cfg
  26. Debug: 23 3 command.c:166 script_debug(): command - ocd_find target/stm32h7x.cfg
  27. Debug: 24 3 configuration.c:99 find_file(): found /usr/bin/../share/openocd/scripts/target/stm32h7x.cfg
  28. Debug: 25 3 command.c:166 script_debug(): command - ocd_find target/swj-dp.tcl
  29. Debug: 26 3 configuration.c:99 find_file(): found /usr/bin/../share/openocd/scripts/target/swj-dp.tcl
  30. Debug: 27 3 command.c:166 script_debug(): command - transport select
  31. Debug: 28 3 command.c:166 script_debug(): command - ocd_find mem_helper.tcl
  32. Debug: 29 3 configuration.c:99 find_file(): found /usr/bin/../share/openocd/scripts/mem_helper.tcl
  33. Debug: 30 4 command.c:166 script_debug(): command - add_usage_text mrw address
  34. Debug: 31 4 command.c:166 script_debug(): command - add_help_text mrw Returns value of word in memory.
  35. Debug: 32 4 command.c:166 script_debug(): command - add_usage_text mrh address
  36. Debug: 33 4 command.c:166 script_debug(): command - add_help_text mrh Returns value of halfword in memory.
  37. Debug: 34 4 command.c:166 script_debug(): command - add_usage_text mrb address
  38. Debug: 35 4 command.c:166 script_debug(): command - add_help_text mrb Returns value of byte in memory.
  39. Debug: 36 4 command.c:166 script_debug(): command - add_usage_text mmw address setbits clearbits
  40. Debug: 37 4 command.c:166 script_debug(): command - add_help_text mmw Modify word in memory. new_val = (old_val & ~clearbits) | setbits;
  41. Debug: 38 4 command.c:166 script_debug(): command - transport select
  42. Debug: 39 4 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  43. Debug: 40 4 command.c:166 script_debug(): command - transport select
  44. Debug: 41 4 command.c:166 script_debug(): command - expr [ string first "jtag" $_TRANSPORT ] != -1
  45. Debug: 42 4 command.c:166 script_debug(): command - transport select
  46. Debug: 43 4 command.c:166 script_debug(): command - expr [ string first "jtag" $_TRANSPORT ] != -1
  47. Debug: 44 4 command.c:166 script_debug(): command - transport select
  48. Debug: 45 4 command.c:166 script_debug(): command - expr [ string first "swd" $_TRANSPORT ] != -1
  49. Debug: 46 4 command.c:166 script_debug(): command - swd newdap stm32h7x cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x6ba02477
  50. Debug: 47 4 tcl.c:568 jim_newtap_cmd(): Creating New Tap, Chip: stm32h7x, Tap: cpu, Dotted: stm32h7x.cpu, 8 params
  51. Debug: 48 4 core.c:1468 jtag_tap_init(): Created Tap: stm32h7x.cpu @ abs position 0, irlen 0, capture: 0x0 mask: 0x0
  52. Debug: 49 4 command.c:166 script_debug(): command - dap create stm32h7x.dap -chain-position stm32h7x.cpu
  53. Debug: 50 4 command.c:166 script_debug(): command - transport select
  54. Debug: 51 4 command.c:166 script_debug(): command - expr [ string first "jtag" $_TRANSPORT ] != -1
  55. Debug: 52 4 command.c:166 script_debug(): command - transport select
  56. Debug: 53 4 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  57. Debug: 54 4 command.c:166 script_debug(): command - target create stm32h7x.ap2 mem_ap -dap stm32h7x.dap -ap-num 2
  58. Debug: 55 4 command.c:166 script_debug(): command - swo create stm32h7x.swo -dap stm32h7x.dap -ap-num 2 -baseaddr 0xE00E3000
  59. Debug: 56 4 command.c:166 script_debug(): command - tpiu create stm32h7x.tpiu -dap stm32h7x.dap -ap-num 2 -baseaddr 0xE00F5000
  60. Debug: 57 4 command.c:166 script_debug(): command - target create stm32h7x.cpu0 cortex_m -endian little -dap stm32h7x.dap -ap-num 0
  61. Debug: 58 5 command.c:300 register_command(): command 'tpiu' is already registered
  62. Debug: 59 5 command.c:300 register_command(): command 'rtt' is already registered
  63. Debug: 60 5 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -work-area-phys 0x20000000 -work-area-size 0x10000 -work-area-backup 0
  64. Debug: 61 5 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  65. Debug: 62 5 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  66. Debug: 63 5 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  67. Debug: 64 5 command.c:166 script_debug(): command - flash bank stm32h7x.bank1.cpu0 stm32h7x 0x08000000 0 0 0 stm32h7x.cpu0
  68. Debug: 65 5 tcl.c:1316 handle_flash_bank_command(): 'stm32h7x' driver usage field missing
  69. Debug: 66 5 command.c:166 script_debug(): command - flash bank stm32h7x.bank2.cpu0 stm32h7x 0x08100000 0 0 0 stm32h7x.cpu0
  70. Debug: 67 5 command.c:300 register_command(): command 'stm32h7x' is already registered
  71. Debug: 68 5 command.c:300 register_command(): command 'stm32h7x lock' is already registered
  72. Debug: 69 5 command.c:300 register_command(): command 'stm32h7x unlock' is already registered
  73. Debug: 70 5 command.c:300 register_command(): command 'stm32h7x mass_erase' is already registered
  74. Debug: 71 5 command.c:300 register_command(): command 'stm32h7x option_read' is already registered
  75. Debug: 72 5 command.c:300 register_command(): command 'stm32h7x option_write' is already registered
  76. Debug: 73 5 tcl.c:1316 handle_flash_bank_command(): 'stm32h7x' driver usage field missing
  77. Debug: 74 5 command.c:166 script_debug(): command - target create stm32h7x.cpu1 cortex_m -endian little -dap stm32h7x.dap -ap-num 3
  78. Debug: 75 5 command.c:300 register_command(): command 'arm' is already registered
  79. Debug: 76 5 command.c:300 register_command(): command 'arm reg' is already registered
  80. Debug: 77 5 command.c:300 register_command(): command 'arm core_state' is already registered
  81. Debug: 78 5 command.c:300 register_command(): command 'arm disassemble' is already registered
  82. Debug: 79 5 command.c:300 register_command(): command 'arm mcr' is already registered
  83. Debug: 80 5 command.c:300 register_command(): command 'arm mrc' is already registered
  84. Debug: 81 5 command.c:300 register_command(): command 'arm semihosting' is already registered
  85. Debug: 82 5 command.c:300 register_command(): command 'arm semihosting_cmdline' is already registered
  86. Debug: 83 5 command.c:300 register_command(): command 'arm semihosting_fileio' is already registered
  87. Debug: 84 5 command.c:300 register_command(): command 'arm semihosting_resexit' is already registered
  88. Debug: 85 5 command.c:300 register_command(): command 'arm semihosting_read_user_param' is already registered
  89. Debug: 86 5 command.c:300 register_command(): command 'itm' is already registered
  90. Debug: 87 5 command.c:300 register_command(): command 'itm port' is already registered
  91. Debug: 88 5 command.c:300 register_command(): command 'itm ports' is already registered
  92. Debug: 89 5 command.c:300 register_command(): command 'tpiu' is already registered
  93. Debug: 90 5 command.c:300 register_command(): command 'tpiu config' is already registered
  94. Debug: 91 5 command.c:300 register_command(): command 'cortex_m' is already registered
  95. Debug: 92 5 command.c:300 register_command(): command 'cortex_m maskisr' is already registered
  96. Debug: 93 5 command.c:300 register_command(): command 'cortex_m vector_catch' is already registered
  97. Debug: 94 5 command.c:300 register_command(): command 'cortex_m reset_config' is already registered
  98. Debug: 95 5 command.c:300 register_command(): command 'rtt' is already registered
  99. Debug: 96 5 command.c:300 register_command(): command 'rtt setup' is already registered
  100. Debug: 97 5 command.c:300 register_command(): command 'rtt start' is already registered
  101. Debug: 98 5 command.c:300 register_command(): command 'rtt stop' is already registered
  102. Debug: 99 5 command.c:300 register_command(): command 'rtt polling_interval' is already registered
  103. Debug: 100 5 command.c:300 register_command(): command 'rtt channels' is already registered
  104. Debug: 101 5 command.c:300 register_command(): command 'rtt channellist' is already registered
  105. Debug: 102 6 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -work-area-phys 0x38000000 -work-area-size 0x10000 -work-area-backup 0
  106. Debug: 103 6 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  107. Debug: 104 6 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  108. Debug: 105 6 target.c:2204 target_free_all_working_areas_restore(): freeing all working areas
  109. Debug: 106 6 command.c:166 script_debug(): command - flash bank stm32h7x.bank1.cpu1 stm32h7x 0x08000000 0 0 0 stm32h7x.cpu1
  110. Debug: 107 6 command.c:300 register_command(): command 'stm32h7x' is already registered
  111. Debug: 108 6 command.c:300 register_command(): command 'stm32h7x lock' is already registered
  112. Debug: 109 6 command.c:300 register_command(): command 'stm32h7x unlock' is already registered
  113. Debug: 110 6 command.c:300 register_command(): command 'stm32h7x mass_erase' is already registered
  114. Debug: 111 6 command.c:300 register_command(): command 'stm32h7x option_read' is already registered
  115. Debug: 112 6 command.c:300 register_command(): command 'stm32h7x option_write' is already registered
  116. Debug: 113 6 tcl.c:1316 handle_flash_bank_command(): 'stm32h7x' driver usage field missing
  117. Debug: 114 6 command.c:166 script_debug(): command - flash bank stm32h7x.bank2.cpu1 stm32h7x 0x08100000 0 0 0 stm32h7x.cpu1
  118. Debug: 115 6 command.c:300 register_command(): command 'stm32h7x' is already registered
  119. Debug: 116 6 command.c:300 register_command(): command 'stm32h7x lock' is already registered
  120. Debug: 117 6 command.c:300 register_command(): command 'stm32h7x unlock' is already registered
  121. Debug: 118 6 command.c:300 register_command(): command 'stm32h7x mass_erase' is already registered
  122. Debug: 119 6 command.c:300 register_command(): command 'stm32h7x option_read' is already registered
  123. Debug: 120 6 command.c:300 register_command(): command 'stm32h7x option_write' is already registered
  124. Debug: 121 6 tcl.c:1316 handle_flash_bank_command(): 'stm32h7x' driver usage field missing
  125. Debug: 122 6 command.c:166 script_debug(): command - targets stm32h7x.cpu0
  126. Debug: 123 6 command.c:166 script_debug(): command - adapter speed 1800
  127. Debug: 124 6 adapter.c:180 adapter_config_khz(): handle adapter khz
  128. Debug: 125 6 adapter.c:144 adapter_khz_to_speed(): convert khz to adapter specific speed value
  129. Debug: 126 6 adapter.c:144 adapter_khz_to_speed(): convert khz to adapter specific speed value
  130. Debug: 127 6 command.c:166 script_debug(): command - adapter srst delay 100
  131. Debug: 128 6 command.c:166 script_debug(): command - transport select
  132. Debug: 129 6 command.c:166 script_debug(): command - expr [ string first "jtag" $_TRANSPORT ] != -1
  133. Debug: 130 6 command.c:166 script_debug(): command - reset_config srst_nogate
  134. Debug: 131 6 command.c:166 script_debug(): command - transport select
  135. Debug: 132 6 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  136. Debug: 133 6 command.c:166 script_debug(): command - stm32h7x.cpu0 cortex_m reset_config sysresetreq
  137. Debug: 134 6 command.c:166 script_debug(): command - stm32h7x.cpu1 cortex_m reset_config sysresetreq
  138. Debug: 135 6 command.c:166 script_debug(): command - stm32h7x.dap apcsw 0x08000000 0x08000000
  139. Debug: 136 6 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event examine-end
  140. # Enable D3 and D1 DBG clocks
  141. # DBGMCU_CR |= D3DBGCKEN | D1DBGCKEN
  142. stm32h7x_dbgmcu_mmw 0x004 0x00600000 0
  143.  
  144. # Enable debug during low power modes (uses more power)
  145. # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP D1 Domain
  146. stm32h7x_dbgmcu_mmw 0x004 0x00000007 0
  147. # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP D2 Domain
  148. stm32h7x_dbgmcu_mmw 0x004 0x00000038 0
  149.  
  150. # Stop watchdog counters during halt
  151. # DBGMCU_APB3FZ1 |= WWDG1
  152. stm32h7x_dbgmcu_mmw 0x034 0x00000040 0
  153. # DBGMCU_APB1LFZ1 |= WWDG2
  154. stm32h7x_dbgmcu_mmw 0x03C 0x00000800 0
  155. # DBGMCU_APB4FZ1 |= WDGLSD1 | WDGLSD2
  156. stm32h7x_dbgmcu_mmw 0x054 0x000C0000 0
  157.  
  158. # Enable clock for tracing
  159. # DBGMCU_CR |= TRACECLKEN
  160. stm32h7x_dbgmcu_mmw 0x004 0x00100000 0
  161.  
  162. # RM0399 (id 0x450) M7+M4 with SWO Funnel
  163. # RM0433 (id 0x450) M7 with SWO Funnel
  164. # RM0455 (id 0x480) M7 without SWO Funnel
  165. # RM0468 (id 0x483) M7 without SWO Funnel
  166. # Enable CM7 and CM4 slave ports in SWO trace Funnel
  167. # Works ok also on devices single core and without SWO funnel
  168. # Hack, use stm32h7x_dbgmcu_mmw with big offset to control SWTF
  169. # SWTF_CTRL |= ENS0 | ENS1
  170. stm32h7x_dbgmcu_mmw 0x3000 0x00000003 0
  171.  
  172. Debug: 137 6 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event reset-init
  173. # Clock after reset is HSI at 64 MHz, no need of PLL
  174. adapter speed 4000
  175.  
  176. Debug: 138 6 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event examine-end
  177. set _CHIPNAME [stm32h7x_get_chipname]
  178. global $_CHIPNAME.USE_CTI
  179.  
  180. # Stop watchdog counters during halt
  181. # DBGMCU_APB3FZ2 |= WWDG1
  182. stm32h7x_dbgmcu_mmw 0x038 0x00000040 0
  183. # DBGMCU_APB1LFZ2 |= WWDG2
  184. stm32h7x_dbgmcu_mmw 0x040 0x00000800 0
  185. # DBGMCU_APB4FZ2 |= WDGLSD1 | WDGLSD2
  186. stm32h7x_dbgmcu_mmw 0x058 0x000C0000 0
  187.  
  188. if {[set $_CHIPNAME.USE_CTI]} {
  189. stm32h7x_cti_start
  190. }
  191.  
  192. Debug: 139 6 command.c:166 script_debug(): command - cti create stm32h7x.cti0 -dap stm32h7x.dap -ap-num 0 -baseaddr 0xE0043000
  193. Debug: 140 6 command.c:166 script_debug(): command - cti create stm32h7x.cti1 -dap stm32h7x.dap -ap-num 3 -baseaddr 0xE0043000
  194. Debug: 141 6 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event halted stm32h7x_cti_prepare_restart_all
  195. Debug: 142 6 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event halted stm32h7x_cti_prepare_restart_all
  196. Debug: 143 6 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event debug-halted stm32h7x_cti_prepare_restart_all
  197. Debug: 144 6 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event debug-halted stm32h7x_cti_prepare_restart_all
  198. Debug: 145 7 command.c:166 script_debug(): command - reset_config srst_only
  199. User : 146 7 options.c:63 configuration_output_handler(): srst_only separate srst_nogate srst_open_drain connect_deassert_srst
  200. User : 147 7 options.c:63 configuration_output_handler():
  201. Info : 148 7 server.c:311 add_service(): Listening on port 6666 for tcl connections
  202. Info : 149 7 server.c:311 add_service(): Listening on port 4444 for telnet connections
  203. Debug: 150 7 command.c:166 script_debug(): command - init
  204. Debug: 151 7 command.c:166 script_debug(): command - target init
  205. Debug: 152 7 command.c:166 script_debug(): command - target names
  206. Debug: 153 7 command.c:166 script_debug(): command - stm32h7x.ap2 cget -event gdb-flash-erase-start
  207. Debug: 154 7 command.c:166 script_debug(): command - stm32h7x.ap2 configure -event gdb-flash-erase-start reset init
  208. Debug: 155 7 command.c:166 script_debug(): command - stm32h7x.ap2 cget -event gdb-flash-write-end
  209. Debug: 156 7 command.c:166 script_debug(): command - stm32h7x.ap2 configure -event gdb-flash-write-end reset halt
  210. Debug: 157 7 command.c:166 script_debug(): command - stm32h7x.ap2 cget -event gdb-attach
  211. Debug: 158 7 command.c:166 script_debug(): command - stm32h7x.ap2 configure -event gdb-attach halt 1000
  212. Debug: 159 7 command.c:166 script_debug(): command - stm32h7x.cpu0 cget -event gdb-flash-erase-start
  213. Debug: 160 7 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event gdb-flash-erase-start reset init
  214. Debug: 161 7 command.c:166 script_debug(): command - stm32h7x.cpu0 cget -event gdb-flash-write-end
  215. Debug: 162 7 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event gdb-flash-write-end reset halt
  216. Debug: 163 7 command.c:166 script_debug(): command - stm32h7x.cpu0 cget -event gdb-attach
  217. Debug: 164 7 command.c:166 script_debug(): command - stm32h7x.cpu0 configure -event gdb-attach halt 1000
  218. Debug: 165 7 command.c:166 script_debug(): command - stm32h7x.cpu1 cget -event gdb-flash-erase-start
  219. Debug: 166 7 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event gdb-flash-erase-start reset init
  220. Debug: 167 7 command.c:166 script_debug(): command - stm32h7x.cpu1 cget -event gdb-flash-write-end
  221. Debug: 168 7 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event gdb-flash-write-end reset halt
  222. Debug: 169 7 command.c:166 script_debug(): command - stm32h7x.cpu1 cget -event gdb-attach
  223. Debug: 170 7 command.c:166 script_debug(): command - stm32h7x.cpu1 configure -event gdb-attach halt 1000
  224. Debug: 171 7 target.c:1661 handle_target_init_command(): Initializing targets...
  225. Debug: 172 7 mem_ap.c:69 mem_ap_init_target(): mem_ap_init_target
  226. Debug: 173 7 semihosting_common.c:115 semihosting_common_init():
  227. Debug: 174 7 semihosting_common.c:115 semihosting_common_init():
  228. Debug: 175 7 stlink_usb.c:5055 stlink_dap_init(): stlink_dap_init()
  229. Debug: 176 7 stlink_usb.c:3685 stlink_open(): stlink_open
  230. Debug: 177 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x3744 serial:
  231. Debug: 178 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x3748 serial:
  232. Debug: 179 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x374b serial:
  233. Debug: 180 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x374d serial:
  234. Debug: 181 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x374e serial:
  235. Debug: 182 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x374f serial:
  236. Debug: 183 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x3752 serial:
  237. Debug: 184 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x3753 serial:
  238. Debug: 185 7 stlink_usb.c:3697 stlink_open(): transport: 4 vid: 0x0483 pid: 0x3754 serial:
  239. Info : 186 19 stlink_usb.c:1429 stlink_usb_version(): STLINK V3J3M2 (API v3) VID:PID 0483:374E
  240. Debug: 187 19 stlink_usb.c:1654 stlink_usb_exit_mode(): MODE: 0x01
  241. Info : 188 19 stlink_usb.c:1465 stlink_usb_check_voltage(): Target voltage: 3.278473
  242. Debug: 189 19 stlink_usb.c:1722 stlink_usb_init_mode(): MODE: 0x01
  243. Debug: 190 20 stlink_usb.c:3088 stlink_dump_speed_map(): Supported clock speeds are:
  244. Debug: 191 20 stlink_usb.c:3091 stlink_dump_speed_map(): 24000 kHz
  245. Debug: 192 20 stlink_usb.c:3091 stlink_dump_speed_map(): 8000 kHz
  246. Debug: 193 20 stlink_usb.c:3091 stlink_dump_speed_map(): 3300 kHz
  247. Debug: 194 20 stlink_usb.c:3091 stlink_dump_speed_map(): 1000 kHz
  248. Debug: 195 20 stlink_usb.c:3091 stlink_dump_speed_map(): 200 kHz
  249. Debug: 196 20 stlink_usb.c:3091 stlink_dump_speed_map(): 50 kHz
  250. Debug: 197 20 stlink_usb.c:3091 stlink_dump_speed_map(): 5 kHz
  251. Debug: 198 242 stlink_usb.c:1782 stlink_usb_init_mode(): MODE: 0x02
  252. Debug: 199 280 stlink_usb.c:4080 stlink_usb_open_ap(): AP 0 enabled
  253. Debug: 200 340 stlink_usb.c:3773 stlink_open(): Using TAR autoincrement: 1024
  254. Debug: 201 340 adapter.c:144 adapter_khz_to_speed(): convert khz to adapter specific speed value
  255. Debug: 202 340 adapter.c:148 adapter_khz_to_speed(): have adapter set up
  256. Info : 203 340 stlink_usb.c:3031 stlink_match_speed_map(): Unable to match requested speed 1800 kHz, using 1000 kHz
  257. Debug: 204 340 adapter.c:144 adapter_khz_to_speed(): convert khz to adapter specific speed value
  258. Debug: 205 340 adapter.c:148 adapter_khz_to_speed(): have adapter set up
  259. Info : 206 340 stlink_usb.c:3031 stlink_match_speed_map(): Unable to match requested speed 1800 kHz, using 1000 kHz
  260. Info : 207 340 adapter.c:108 adapter_init(): clock speed 1000 kHz
  261. Debug: 208 340 openocd.c:143 handle_init_command(): Debug Adapter init complete
  262. Debug: 209 340 command.c:166 script_debug(): command - transport init
  263. Debug: 210 340 transport.c:230 handle_transport_init(): handle_transport_init
  264. Debug: 211 340 adi_v5_dapdirect.c:184 dapdirect_init(): dapdirect_init()
  265. Debug: 212 340 stlink_usb.c:5098 stlink_dap_reset(): stlink_dap_reset(0)
  266. Debug: 213 340 core.c:634 adapter_system_reset(): SRST line released
  267. Debug: 214 442 command.c:166 script_debug(): command - dap init
  268. Debug: 215 442 arm_dap.c:107 dap_init_all(): Initializing all DAPs ...
  269. Info : 216 442 stlink_usb.c:4150 stlink_dap_op_connect(): stlink_dap_op_connect(connect)
  270. Debug: 217 442 arm_adi_v5.c:670 dap_dp_init(): stm32h7x.dap
  271. Debug: 218 442 arm_adi_v5.c:702 dap_dp_init(): DAP: wait CDBGPWRUPACK
  272. Debug: 219 442 arm_adi_v5.h:569 dap_dp_poll_register(): DAP: poll 4, mask 0x20000000, value 0x20000000
  273. Debug: 220 442 arm_adi_v5.c:710 dap_dp_init(): DAP: wait CSYSPWRUPACK
  274. Debug: 221 442 arm_adi_v5.h:569 dap_dp_poll_register(): DAP: poll 4, mask 0x80000000, value 0x80000000
  275. Debug: 222 443 stlink_usb.c:2015 stlink_usb_idcode(): IDCODE: 0x6BA02477
  276. Info : 223 443 stlink_usb.c:4177 stlink_dap_op_connect(): SWD DPIDR 0x6ba02477
  277. Debug: 224 443 openocd.c:160 handle_init_command(): Examining targets...
  278. Debug: 225 443 target.c:1847 target_call_event_callbacks(): target event 19 (examine-start) for core stm32h7x.ap2
  279. Debug: 226 444 stlink_usb.c:4080 stlink_usb_open_ap(): AP 2 enabled
  280. Debug: 227 444 arm_adi_v5.c:816 mem_ap_init(): MEM_AP Packed Transfers: disabled
  281. Debug: 228 444 arm_adi_v5.c:827 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
  282. Debug: 229 444 target.c:1847 target_call_event_callbacks(): target event 21 (examine-end) for core stm32h7x.ap2
  283. Debug: 230 444 target.c:1847 target_call_event_callbacks(): target event 19 (examine-start) for core stm32h7x.cpu0
  284. Debug: 231 445 arm_adi_v5.c:816 mem_ap_init(): MEM_AP Packed Transfers: disabled
  285. Debug: 232 445 arm_adi_v5.c:827 mem_ap_init(): MEM_AP CFG: large data 0, long address 0, big-endian 0
  286. Debug: 233 446 target.c:2631 target_read_u32(): address: 0xe000ed00, value: 0x411fc271
  287. Info : 234 446 cortex_m.c:2325 cortex_m_examine(): stm32h7x.cpu0: Cortex-M7 r1p1 processor detected
  288. Debug: 235 446 cortex_m.c:2341 cortex_m_examine(): cpuid: 0x411fc271
  289. Debug: 236 446 target.c:2631 target_read_u32(): address: 0xe000ef40, value: 0x10110221
  290. Debug: 237 447 target.c:2631 target_read_u32(): address: 0xe000ef44, value: 0x12000011
  291. Debug: 238 447 cortex_m.c:2361 cortex_m_examine(): Cortex-M7 floating point feature FPv5_DP found
  292. Debug: 239 447 target.c:2631 target_read_u32(): address: 0xe000edf0, value: 0x00030003
  293. Debug: 240 447 target.c:2719 target_write_u32(): address: 0xe000edfc, value: 0x01000000
  294. Debug: 241 448 target.c:2631 target_read_u32(): address: 0xe0002000, value: 0x10000081
  295. Debug: 242 448 target.c:2719 target_write_u32(): address: 0xe0002008, value: 0x00000000
  296. Debug: 243 449 target.c:2719 target_write_u32(): address: 0xe000200c, value: 0x00000000
  297. Debug: 244 449 target.c:2719 target_write_u32(): address: 0xe0002010, value: 0x00000000
  298. Debug: 245 450 target.c:2719 target_write_u32(): address: 0xe0002014, value: 0x00000000
  299. Debug: 246 450 target.c:2719 target_write_u32(): address: 0xe0002018, value: 0x00000000
  300. Debug: 247 451 target.c:2719 target_write_u32(): address: 0xe000201c, value: 0x00000000
  301. Debug: 248 451 target.c:2719 target_write_u32(): address: 0xe0002020, value: 0x00000000
  302. Debug: 249 452 target.c:2719 target_write_u32(): address: 0xe0002024, value: 0x00000000
  303. Debug: 250 452 cortex_m.c:2431 cortex_m_examine(): FPB fpcr 0x10000081, numcode 8, numlit 0
  304. Debug: 251 452 target.c:2631 target_read_u32(): address: 0xe0001000, value: 0x40000001
  305. Debug: 252 452 cortex_m.c:2165 cortex_m_dwt_setup(): DWT_CTRL: 0x40000001
  306. Debug: 253 453 target.c:2631 target_read_u32(): address: 0xe0001fbc, value: 0x00000000
  307. Debug: 254 453 cortex_m.c:2172 cortex_m_dwt_setup(): DWT_DEVARCH: 0x0
  308. Debug: 255 453 target.c:2719 target_write_u32(): address: 0xe0001028, value: 0x00000000
  309. Debug: 256 453 target.c:2719 target_write_u32(): address: 0xe0001038, value: 0x00000000
  310. Debug: 257 454 target.c:2719 target_write_u32(): address: 0xe0001048, value: 0x00000000
  311. Debug: 258 454 target.c:2719 target_write_u32(): address: 0xe0001058, value: 0x00000000
  312. Debug: 259 455 cortex_m.c:2219 cortex_m_dwt_setup(): DWT dwtcr 0x40000001, comp 4, watch/trigger
  313. Info : 260 455 cortex_m.c:2441 cortex_m_examine(): stm32h7x.cpu0: target has 8 breakpoints, 4 watchpoints
  314. Debug: 261 455 target.c:1847 target_call_event_callbacks(): target event 21 (examine-end) for core stm32h7x.cpu0
  315. Debug: 262 455 target.c:4827 target_handle_event(): target(1): stm32h7x.cpu0 (cortex_m) event: 21 (examine-end) action:
  316. # Enable D3 and D1 DBG clocks
  317. # DBGMCU_CR |= D3DBGCKEN | D1DBGCKEN
  318. stm32h7x_dbgmcu_mmw 0x004 0x00600000 0
  319.  
  320. # Enable debug during low power modes (uses more power)
  321. # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP D1 Domain
  322. stm32h7x_dbgmcu_mmw 0x004 0x00000007 0
  323. # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP D2 Domain
  324. stm32h7x_dbgmcu_mmw 0x004 0x00000038 0
  325.  
  326. # Stop watchdog counters during halt
  327. # DBGMCU_APB3FZ1 |= WWDG1
  328. stm32h7x_dbgmcu_mmw 0x034 0x00000040 0
  329. # DBGMCU_APB1LFZ1 |= WWDG2
  330. stm32h7x_dbgmcu_mmw 0x03C 0x00000800 0
  331. # DBGMCU_APB4FZ1 |= WDGLSD1 | WDGLSD2
  332. stm32h7x_dbgmcu_mmw 0x054 0x000C0000 0
  333.  
  334. # Enable clock for tracing
  335. # DBGMCU_CR |= TRACECLKEN
  336. stm32h7x_dbgmcu_mmw 0x004 0x00100000 0
  337.  
  338. # RM0399 (id 0x450) M7+M4 with SWO Funnel
  339. # RM0433 (id 0x450) M7 with SWO Funnel
  340. # RM0455 (id 0x480) M7 without SWO Funnel
  341. # RM0468 (id 0x483) M7 without SWO Funnel
  342. # Enable CM7 and CM4 slave ports in SWO trace Funnel
  343. # Works ok also on devices single core and without SWO funnel
  344. # Hack, use stm32h7x_dbgmcu_mmw with big offset to control SWTF
  345. # SWTF_CTRL |= ENS0 | ENS1
  346. stm32h7x_dbgmcu_mmw 0x3000 0x00000003 0
  347.  
  348. Debug: 263 455 command.c:166 script_debug(): command - transport select
  349. Debug: 264 456 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  350. Debug: 265 456 command.c:166 script_debug(): command - target current
  351. Debug: 266 457 command.c:166 script_debug(): command - expr $sep - 1
  352. Debug: 267 457 command.c:166 script_debug(): command - expr 0xE00E1000 + $reg_offset
  353. Debug: 268 458 command.c:166 script_debug(): command - stm32h7x.ap2 mem2array value 32 3759017988 1
  354. Debug: 269 458 mem_ap.c:238 mem_ap_read_memory(): Reading memory at physical address 0xe00e1004; size 4; count 1
  355. Debug: 270 459 command.c:166 script_debug(): command - expr ($old & ~$clearbits) | $setbits
  356. Debug: 271 459 command.c:166 script_debug(): command - stm32h7x.ap2 mww 3759017988 7340095
  357. Debug: 272 460 mem_ap.c:253 mem_ap_write_memory(): Writing memory at physical address 0xe00e1004; size 4; count 1
  358. Debug: 273 460 command.c:166 script_debug(): command - transport select
  359. Debug: 274 461 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  360. Debug: 275 461 command.c:166 script_debug(): command - target current
  361. Debug: 276 462 command.c:166 script_debug(): command - expr $sep - 1
  362. Debug: 277 462 command.c:166 script_debug(): command - expr 0xE00E1000 + $reg_offset
  363. Debug: 278 463 command.c:166 script_debug(): command - stm32h7x.ap2 mem2array value 32 3759017988 1
  364. Debug: 279 463 mem_ap.c:238 mem_ap_read_memory(): Reading memory at physical address 0xe00e1004; size 4; count 1
  365. Debug: 280 464 command.c:166 script_debug(): command - expr ($old & ~$clearbits) | $setbits
  366. Debug: 281 465 command.c:166 script_debug(): command - stm32h7x.ap2 mww 3759017988 7340095
  367. Debug: 282 465 mem_ap.c:253 mem_ap_write_memory(): Writing memory at physical address 0xe00e1004; size 4; count 1
  368. Debug: 283 466 command.c:166 script_debug(): command - transport select
  369. Debug: 284 466 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  370. Debug: 285 467 command.c:166 script_debug(): command - target current
  371. Debug: 286 467 command.c:166 script_debug(): command - expr $sep - 1
  372. Debug: 287 468 command.c:166 script_debug(): command - expr 0xE00E1000 + $reg_offset
  373. Debug: 288 468 command.c:166 script_debug(): command - stm32h7x.ap2 mem2array value 32 3759017988 1
  374. Debug: 289 469 mem_ap.c:238 mem_ap_read_memory(): Reading memory at physical address 0xe00e1004; size 4; count 1
  375. Debug: 290 469 command.c:166 script_debug(): command - expr ($old & ~$clearbits) | $setbits
  376. Debug: 291 470 command.c:166 script_debug(): command - stm32h7x.ap2 mww 3759017988 7340095
  377. Debug: 292 470 mem_ap.c:253 mem_ap_write_memory(): Writing memory at physical address 0xe00e1004; size 4; count 1
  378. Debug: 293 471 command.c:166 script_debug(): command - transport select
  379. Debug: 294 471 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  380. Debug: 295 472 command.c:166 script_debug(): command - target current
  381. Debug: 296 472 command.c:166 script_debug(): command - expr $sep - 1
  382. Debug: 297 473 command.c:166 script_debug(): command - expr 0xE00E1000 + $reg_offset
  383. Debug: 298 473 command.c:166 script_debug(): command - stm32h7x.ap2 mem2array value 32 3759018036 1
  384. Debug: 299 474 mem_ap.c:238 mem_ap_read_memory(): Reading memory at physical address 0xe00e1034; size 4; count 1
  385. Debug: 300 474 command.c:166 script_debug(): command - expr ($old & ~$clearbits) | $setbits
  386. Debug: 301 475 command.c:166 script_debug(): command - stm32h7x.ap2 mww 3759018036 64
  387. Debug: 302 476 mem_ap.c:253 mem_ap_write_memory(): Writing memory at physical address 0xe00e1034; size 4; count 1
  388. Debug: 303 476 command.c:166 script_debug(): command - transport select
  389. Debug: 304 477 command.c:166 script_debug(): command - expr [ string first "hla" $_TRANSPORT ] != -1
  390. Debug: 305 477 command.c:166 script_debug(): command - target current
  391. Debug: 306 478 command.c:166 script_debug(): command - expr $sep - 1
  392. Debug: 307 478 command.c:166 script_debug(): command - expr 0xE00E1000 + $reg_offset
  393. Debug: 308 479 command.c:166 script_debug(): command - stm32h7x.ap2 mem2array value 32 3759018044 1
  394. Debug: 309 479 mem_ap.c:238 mem_ap_read_memory(): Reading memory at physical address 0xe00e103c; size 4; count 1
  395. Debug: 310 480 command.c:166 script_debug(): command - expr ($old & ~$clearbits) | $setbits
  396. Debug: 311 480 command.c:166 script_debug(): command - stm32h7x.ap2 mww 3759018044 2048
  397. Debug: 312 481 mem_ap.c:253 mem_ap_write_memory(): Writing memory at physical address 0xe00e103c; size 4; count 1
  398. Debug: 313 481 command.c:166 script_debug(): command - transport select
  399. Debug: 314 482 command.c:166 script_debug(): command - expr [ string first "hla" $_TRA
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!