p3: ssd port map(rd2, clk, cat, an);
c3: RAM port map( clk, counter(3 downto 0), rd1,write_reg_enable,rd2);
rd2 <= rd2(13 downto 0) & "00";