SHARE
TWEET

LEDE 17.01: lantiq-fix-missing-otg_cap-on-danube-platform

a guest Aug 6th, 2017 446 Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
  1. diff --git a/target/linux/lantiq/patches-4.4/0061-USB-DWC2-make-the-lantiq-settings-match-vendor-drive.patch b/target/linux/lantiq/patches-4.4/0061-USB-DWC2-make-the-lantiq-settings-match-vendor-drive.patch
  2. index 1eda4cc..d92e7b1 100644
  3. --- a/target/linux/lantiq/patches-4.4/0061-USB-DWC2-make-the-lantiq-settings-match-vendor-drive.patch
  4. +++ b/target/linux/lantiq/patches-4.4/0061-USB-DWC2-make-the-lantiq-settings-match-vendor-drive.patch
  5. @@ -23,16 +23,46 @@ Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
  6.  
  7.  --- a/drivers/usb/dwc2/platform.c
  8.  +++ b/drivers/usb/dwc2/platform.c
  9. -@@ -116,7 +116,7 @@ static const struct dwc2_core_params par
  10. +@@ -116,7 +116,37 @@ static const struct dwc2_core_params par
  11.     .hibernation            = -1,
  12.   };
  13.  
  14.  -static const struct dwc2_core_params params_ltq = {
  15. ++static const struct dwc2_core_params params_danube = {
  16. ++  .otg_cap            = 2,    /* non-HNP/non-SRP */
  17. ++  .otg_ver            = -1,
  18. ++  .dma_enable         = -1,
  19. ++  .dma_desc_enable        = -1,
  20. ++  .speed              = -1,
  21. ++  .enable_dynamic_fifo        = -1,
  22. ++  .en_multiple_tx_fifo        = -1,
  23. ++  .host_rx_fifo_size      = -1,
  24. ++  .host_nperio_tx_fifo_size   = -1,
  25. ++  .host_perio_tx_fifo_size    = -1,
  26. ++  .max_transfer_size      = -1,
  27. ++  .max_packet_count       = -1,
  28. ++  .host_channels          = -1,
  29. ++  .phy_type           = -1,
  30. ++  .phy_utmi_width         = -1,
  31. ++  .phy_ulpi_ddr           = -1,
  32. ++  .phy_ulpi_ext_vbus      = -1,
  33. ++  .i2c_enable         = -1,
  34. ++  .ulpi_fs_ls         = -1,
  35. ++  .host_support_fs_ls_low_power   = -1,
  36. ++  .host_ls_low_power_phy_clk  = -1,
  37. ++  .ts_dline           = -1,
  38. ++  .reload_ctl         = -1,
  39. ++  .ahbcfg             = -1,
  40. ++  .uframe_sched           = -1,
  41. ++  .external_id_pin_ctl        = -1,
  42. ++  .hibernation            = -1,
  43. ++};
  44. ++
  45.  +static const struct dwc2_core_params params_ase = {
  46.     .otg_cap            = 2,    /* non-HNP/non-SRP */
  47.     .otg_ver            = -1,
  48.     .dma_enable         = -1,
  49. -@@ -127,8 +127,8 @@ static const struct dwc2_core_params par
  50. +@@ -127,8 +157,38 @@ static const struct dwc2_core_params par
  51.     .host_rx_fifo_size      = 288,  /* 288 DWORDs */
  52.     .host_nperio_tx_fifo_size   = 128,  /* 128 DWORDs */
  53.     .host_perio_tx_fifo_size    = 96,   /* 96 DWORDs */
  54. @@ -40,15 +70,17 @@ Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
  55.  -  .max_packet_count       = 511,
  56.  +  .max_transfer_size      = -1,
  57.  +  .max_packet_count       = -1,
  58. -   .host_channels          = -1,
  59. -   .phy_type           = -1,
  60. -   .phy_utmi_width         = -1,
  61. -@@ -140,8 +140,37 @@ static const struct dwc2_core_params par
  62. -   .host_ls_low_power_phy_clk  = -1,
  63. -   .ts_dline           = -1,
  64. -   .reload_ctl         = -1,
  65. --  .ahbcfg             = GAHBCFG_HBSTLEN_INCR16 <<
  66. --                    GAHBCFG_HBSTLEN_SHIFT,
  67. ++  .host_channels          = -1,
  68. ++  .phy_type           = -1,
  69. ++  .phy_utmi_width         = -1,
  70. ++  .phy_ulpi_ddr           = -1,
  71. ++  .phy_ulpi_ext_vbus      = -1,
  72. ++  .i2c_enable         = -1,
  73. ++  .ulpi_fs_ls         = -1,
  74. ++  .host_support_fs_ls_low_power   = -1,
  75. ++  .host_ls_low_power_phy_clk  = -1,
  76. ++  .ts_dline           = -1,
  77. ++  .reload_ctl         = -1,
  78.  +  .ahbcfg             = -1,
  79.  +  .uframe_sched           = -1,
  80.  +  .external_id_pin_ctl        = -1,
  81. @@ -68,28 +100,26 @@ Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
  82.  +  .host_perio_tx_fifo_size    = 136,  /* 136 DWORDs */
  83.  +  .max_transfer_size      = -1,
  84.  +  .max_packet_count       = -1,
  85. -+  .host_channels          = -1,
  86. -+  .phy_type           = -1,
  87. -+  .phy_utmi_width         = -1,
  88. -+  .phy_ulpi_ddr           = -1,
  89. -+  .phy_ulpi_ext_vbus      = -1,
  90. -+  .i2c_enable         = -1,
  91. -+  .ulpi_fs_ls         = -1,
  92. -+  .host_support_fs_ls_low_power   = -1,
  93. -+  .host_ls_low_power_phy_clk  = -1,
  94. -+  .ts_dline           = -1,
  95. -+  .reload_ctl         = -1,
  96. +   .host_channels          = -1,
  97. +   .phy_type           = -1,
  98. +   .phy_utmi_width         = -1,
  99. +@@ -140,8 +200,7 @@ static const struct dwc2_core_params par
  100. +   .host_ls_low_power_phy_clk  = -1,
  101. +   .ts_dline           = -1,
  102. +   .reload_ctl         = -1,
  103. +-  .ahbcfg             = GAHBCFG_HBSTLEN_INCR16 <<
  104. +-                    GAHBCFG_HBSTLEN_SHIFT,
  105.  +  .ahbcfg             = -1,
  106.     .uframe_sched           = -1,
  107.     .external_id_pin_ctl        = -1,
  108.     .hibernation            = -1,
  109. -@@ -341,8 +370,11 @@ static int dwc2_driver_remove(struct pla
  110. +@@ -341,8 +400,11 @@ static int dwc2_driver_remove(struct pla
  111.   static const struct of_device_id dwc2_of_match_table[] = {
  112.     { .compatible = "brcm,bcm2835-usb", .data = &params_bcm2835 },
  113.     { .compatible = "rockchip,rk3066-usb", .data = &params_rk3066 },
  114.  -  { .compatible = "lantiq,arx100-usb", .data = &params_ltq },
  115.  -  { .compatible = "lantiq,xrx200-usb", .data = &params_ltq },
  116. -+  { .compatible = "lantiq,danube-usb", .data = NULL },
  117. ++  { .compatible = "lantiq,danube-usb", .data = &params_danube },
  118.  +  { .compatible = "lantiq,ase-usb", .data = &params_ase },
  119.  +  { .compatible = "lantiq,arx100-usb", .data = &params_ase },
  120.  +  { .compatible = "lantiq,xrx200-usb", .data = &params_xrx200 },
RAW Paste Data
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy. OK, I Understand
 
Top