verilog testbench error v2

`timescale 1ns/1ps
module buttontoled_tb(input i_sw, output o_led);
        buttontoled UUT (.i_sw(ai_sw), .o_led(o_led));
        i_sw = ~i_sw;
        #10;


 endmodule