Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- module counter (clk, rst, en, count);
- input clk, rst, en;
- output reg [3:0] count;
- always @(posedge clk)
- if (rst)
- count <= 4'd0;
- else if (en)
- count <= count + 4'd1;
- endmodule
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement