module testModule2(
    input iCLK,
    output reg oSig
  );

reg [23 :0] rCnt;

always @( posedge iCLK ) rCnt = rCnt + 1;
if (rCnt[22]) rCnt = 24'hFFFFF

always oSig = rCnt[22];

endmodule