Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- MMC Switch, Home Assistant on 16GB MMC
- G12B:BL:6e7c85:2a3b91;FEAT:E0F83180:402000;POC:F;RCY:0;EMMC:0;READ:0;0.
- bl2_stage_init 0x01
- bl2_stage_init 0x81
- hw id: 0x0000 - pwm id 0x01
- bl2_stage_init 0xc1
- bl2_stage_init 0x02
- L0:00000000
- L1:00000703
- L2:0000c067
- L3:14000020
- B2:00402000
- B1:e0f83180
- TE: 128593
- BL2 Built : 06:17:13, Jun 28 2019. g12b gf0505d7-dirty - qi.duan@droid13
- Board ID = 5
- Set A53 clk to 24M
- Set A73 clk to 24M
- Set clk81 to 24M
- A53 clk: 1200 MHz
- A73 clk: 1200 MHz
- CLK81: 166.6M
- smccc: 00023e84
- eMMC boot @ 0
- sw8 s
- DDR driver_vesion: LPDDR4_PHY_V_0_1_14 build time: Jun 28 2019 06:17:09
- board id: 5
- Load FIP HDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0
- fw parse done
- Load ddrfw from eMMC, src: 0x00054200, des: 0xfffd0000, size: 0x0000c000, part: 0
- Load ddrfw from eMMC, src: 0x0002c200, des: 0xfffd0000, size: 0x00004000, part: 0
- PIEI prepare done
- fastboot data load
- 00000000
- emmc switch 1 ok
- 00000000
- emmc switch 2 ok
- fastboot data verify
- verify result: 255
- Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
- DDR4 probe
- ddr clk to 1320MHz
- Load ddrfw from eMMC, src: 0x00014200, des: 0xfffd0000, size: 0x0000c000, part: 0
- 00000000
- emmc switch 0 ok
- Check phy result
- INFO : End of initialization
- INFO : End of read enable training
- INFO : End of fine write leveling
- INFO : End of read dq deskew training
- INFO : End of MPR read delay center optimization
- INFO : End of Write leveling coarse delay
- INFO : End of write delay center optimization
- INFO : End of read delay center optimization
- INFO : End of max read latency training
- INFO : Training has run successfully!
- 1D training succeed
- Load ddrfw from eMMC, src: 0x00020200, des: 0xfffd0000, size: 0x0000c000, part: 0
- Check phy result
- INFO : End of initialization
- INFO : End of 2D read delay Voltage center optimization
- INFO : End of 2D write delay Voltage center optimization
- INFO : Training has run successfully!
- R0_RxClkDly_Margin==82 ps 7
- R0_TxDqDly_Margi==106 ps 9
- R1_RxClkDly_Margin==0 ps 0
- R1_TxDqDly_Margi==0 ps 0
- dwc_ddrphy_apb_wr((0<<20)|(2<<16)|(0<<12)|(0xb0):0001
- 2D training succeed
- auto size-- 65535DDR cs0 size: 2048MB
- DDR cs1 size: 2048MB
- DMC_DDR_CTRL: 00600024DDR size: 3928MB
- cs0 DataBus test pass
- cs1 DataBus test pass
- cs0 AddrBus test pass
- cs1 AddrBus test pass
- pre test bdlr_100_average==420 bdlr_100_min==420 bdlr_100_max==420 bdlr_100_cur==420
- aft test bdlr_100_average==420 bdlr_100_min==420 bdlr_100_max==420 bdlr_100_cur==420
- non-sec scramble use zero key
- ddr scramble enabled
- 100bdlr_step_size ps== 420
- result report
- boot times 0Enable ddr reg access
- 00000000
- emmc switch 3 ok
- Authentication key not yet programmed
- get rpmb counter error 0x00000007
- 00000000
- emmc switch 0 ok
- Load FIP HDR from eMMC, src: 0x00010200, des: 0x01700000, size: 0x00004000, part: 0
- Load BL3X from eMMC, src: 0x00060200, des: 0x01750000, size: 0x0008e400, part: 0
- 0.0;M3 CHK:0;cm4_sp_mode 0
- E30HDR
- MVN_1=0x00000000
- MVN_2=0x00000000
- [Image: g12b_v1.1.3375-8f9c8a7 2019-01-24 10:44:46 guotai.shen@droid11-sz]
- OPS=0x40
- ring efuse init
- chipver efuse init
- 29 0c 40 00 01 0a 0f 00 00 04 34 38 38 4b 43 50
- [0.019858 Inits done]
- secure task start!
- high task start!
- low task start!
- run into bl31
- NOTICE: BL31: v1.3(release):ab8811b
- NOTICE: BL31: Built : 15:03:31, Feb 12 2019
- NOTICE: BL31: G12A normal boot!
- NOTICE: BL31: BL33 decompress pass
- ERROR: Error initializing runtime service opteed_fast
- <debug_uart>
- U-Boot 2023.01 (Aug 16 2023 - 18:28:17 +0000) odroid-n2/n2-plus
- Model: Hardkernel ODROID-N2
- SoC: Amlogic Meson G12B (S922X) Revision 29:c (40:2)
- DRAM: 1 GiB (effective 3.8 GiB)
- Core: 387 devices, 27 uclasses, devicetree: separate
- MMC: sd@ffe05000: 0, mmc@ffe07000: 1
- Loading Environment from nowhere... OK
- In: serial
- Out: serial
- Err: serial
- Board variant: n2-plus
- Net: eth0: ethernet@ff3f0000
- Card did not respond to voltage select! : -110
- switch to partitions #0, OK
- mmc1(part 0) is current device
- Scanning mmc 1:1...
- Found U-Boot script /boot.scr
- 3514 bytes read in 2 ms (1.7 MiB/s)
- ## Executing script at 08000000
- switch to partitions #0, OK
- mmc1(part 0) is current device
- loading env...
- MMC read: dev # 1, block # 1222656, count 16 ... 16 blocks read: OK
- 91 bytes read in 1 ms (88.9 KiB/s)
- 38 bytes read in 0 ms
- Loading standard device tree meson-g12b-odroid-n2-plus.dtb
- 78275 bytes read in 4 ms (18.7 MiB/s)
- Working FDT set to 8008000
- Trying to boot slot A, 1 attempts remaining. Loading kernel ...
- 23589376 bytes read in 729 ms (30.9 MiB/s)
- storing env...
- MMC write: dev # 1, block # 1222656, count 16 ... 16 blocks written: OK
- bootargs=zram.enabled=1 zram.num_devices=3 net.naming-scheme=v250 systemd.machine_id= fsck.repair=yes systemd.condition-first-boot=true root=PARTUUID=48617373-06 rootfstype=squashfs ro rootwait rauc.slot=A console=tty0 console=ttyAML0,115200n8
- Starting kernel
- Moving Image from 0x8080000 to 0x8200000, end=9910000
- ## Flattened Device Tree blob at 08008000
- Booting using the fdt blob at 0x8008000
- Working FDT set to 8008000
- Loading Device Tree to 000000003ff84000, end 000000003fffffff ... OK
- Working FDT set to 3ff84000
- Starting kernel ...
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement