Advertisement
jcsistemas2001

Device tree - solution

Nov 4th, 2018
751
0
Never
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 1.41 KB | None | 0 0
  1. sound-hdmi {
  2. compatible = "fsl,imx6q-audio-hdmi",
  3. "fsl,imx-audio-hdmi";
  4. model = "imx-audio-hdmi";
  5. hdmi-controller = <&hdmi_audio>;
  6. };
  7.  
  8. mxcfb0: fb@0 {
  9. compatible = "fsl,mxc_sdc_fb";
  10. disp_dev = "ldb";
  11. interface_pix_fmt = "RGB666";
  12. mode_str ="LDB-XGA";
  13. default_bpp = <16>;
  14. int_clk = <0>;
  15. late_init = <0>;
  16. status = "disabled";
  17. };
  18.  
  19. mxcfb1: fb@1 {
  20. compatible = "fsl,mxc_sdc_fb";
  21. disp_dev = "hdmi";
  22. interface_pix_fmt = "RGB24";
  23. mode_str ="1920x1080M@60";
  24. default_bpp = <32>;
  25. int_clk = <0>;
  26. late_init = <0>;
  27. status = "disabled";
  28. };
  29.  
  30. &clks {
  31. fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_198M>;
  32. fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
  33. };
  34.  
  35. &hdmi_audio {
  36. status = "okay";
  37. };
  38.  
  39. &hdmi_core {
  40. ipu_id = <0>;
  41. disp_id = <1>;
  42. status = "okay";
  43. };
  44.  
  45. &hdmi_video {
  46. fsl,phy_reg_vlev = <0x0294>;
  47. fsl,phy_reg_cksymtx = <0x800d>;
  48. status = "okay";
  49. };
  50.  
  51. &ldb {
  52. status = "okay";
  53. lvds-channel@0 {
  54. crtc = "ipu1-di0";
  55. fsl,data-mapping = "spwg";
  56. fsl,data-width = <18>;
  57. status = "okay";
  58. primary;
  59.  
  60. display-timings {
  61. native-mode = <&timing0>;
  62. timing0: xga {
  63. clock-frequency = <51200000>;
  64. hactive = <1024>;
  65. vactive = <600>;
  66. hback-porch = <160>;
  67. hfront-porch = <140>;
  68. hsync-len = <20>;
  69. vback-porch = <20>;
  70. vfront-porch = <12>;
  71. vsync-len = <3>;
  72. };
  73. };
  74. };
  75.  
  76. };
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement