Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- No Cards Attached boot from UART, Switch SPI
- G12B:BL:6e7c85:2a3b91;FEAT:E0F83180:402000;POC:B;RCY:0;SPINOR:0;0.
- bl2_stage_init 0x01
- bl2_stage_init 0x81
- hw id: 0x0000 - pwm id 0x01
- bl2_stage_init 0xc1
- bl2_stage_init 0x02
- L0:00000000
- L1:00000703
- L2:0000c067
- L3:14000020
- B2:00402000
- B1:e0f83180
- TE: 58141
- BL2 Built : 06:17:13, Jun 28 2019. g12b gf0505d7-dirty - qi.duan@droid13
- Board ID = 5
- Set A53 clk to 24M
- Set A73 clk to 24M
- Set clk81 to 24M
- A53 clk: 1200 MHz
- A73 clk: 1200 MHz
- CLK81: 166.6M
- smccc: 00012af9
- DDR driver_vesion: LPDDR4_PHY_V_0_1_14 build time: Jun 28 2019 06:17:09
- board id: 5
- Load FIP HDR from SPI, src: 0x00010000, des: 0xfffd0000, size: 0x00004000, part: 0
- fw parse done
- Load ddrfw from SPI, src: 0x00030000, des: 0xfffd0000, size: 0x0000c000, part: 0
- Load ddrfw from SPI, src: 0x0002c000, des: 0xfffd0000, size: 0x00004000, part: 0
- PIEI prepare done
- fastboot data load
- fastboot data verify
- verify result: 255
- Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
- DDR4 probe
- ddr clk to 1320MHz
- Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
- Check phy result
- INFO : End of initialization
- INFO : End of read enable training
- INFO : End of fine write leveling
- INFO : End of read dq deskew training
- INFO : End of MPR read delay center optimization
- INFO : End of Write leveling coarse delay
- INFO : End of write delay center optimization
- INFO : End of read delay center optimization
- INFO : End of max read latency training
- INFO : Training has run successfully!
- 1D training succeed
- Load ddrfw from SPI, src: 0x00020000, des: 0xfffd0000, size: 0x0000c000, part: 0
- Check phy result
- INFO : End of initialization
- INFO : End of 2D read delay Voltage center optimization
- INFO : End of 2D write delay Voltage center optimization
- INFO : Training has run successfully!
- R0_RxClkDly_Margin==82 ps 7
- R0_TxDqDly_Margi==82 ps 7
- R1_RxClkDly_Margin==0 ps 0
- R1_TxDqDly_Margi==0 ps 0
- dwc_ddrphy_apb_wr((0<<20)|(2<<16)|(0<<12)|(0xb0):0001
- 2D training succeed
- auto size-- 65535DDR cs0 size: 2048MB
- DDR cs1 size: 2048MB
- DMC_DDR_CTRL: 00600024DDR size: 3928MB
- cs0 DataBus test pass
- cs1 DataBus test pass
- cs0 AddrBus test pass
- cs1 AddrBus test pass
- pre test bdlr_100_average==425 bdlr_100_min==425 bdlr_100_max==425 bdlr_100_cur==425
- aft test bdlr_100_average==425 bdlr_100_min==425 bdlr_100_max==425 bdlr_100_cur==425
- non-sec scramble use zero key
- ddr scramble enabled
- 100bdlr_step_size ps== 416
- result report
- boot times 0Enable ddr reg access
- Load FIP HDR from SPI, src: 0x00010000, des: 0x01700000, size: 0x00004000, part: 0
- Load BL3X from SPI, src: 0x0003c000, des: 0x0172c000, size: 0x00094e00, part: 0
- 0.0;M3 CHK:0;cm4_sp_mode 0
- E30HDR
- MVN_1=0x00000000
- MVN_2=0x00000000
- [Image: g12b_v1.1.3375-8f9c8a7 2019-01-24 10:44:46 guotai.shen@droid11-sz]
- OPS=0x40
- ring efuse init
- chipver efuse init
- 29 0c 40 00 01 0a 0f 00 00 04 34 38 38 4b 43 50
- [0.019858 Inits done]
- secure task start!
- high task start!
- low task start!
- run into bl31
- NOTICE: BL31: v1.3(release):ab8811b
- NOTICE: BL31: Built : 15:03:31, Feb 12 2019
- NOTICE: BL31: G12A normal boot!
- NOTICE: BL31: BL33 decompress pass
- ERROR: Error initializing runtime service opteed_fast
- U-Boot 2015.01 (Mar 17 2022 - 12:57:50)
- DRAM: 3.5 GiB
- Relocation Offset is: d6ef4000
- spi_post_bind(spifc): req_seq = 0
- register usb cfg[0][1] = 00000000d7f86348
- MMC: aml_priv->desc_buf = 0x00000000d3ee47c0
- aml_priv->desc_buf = 0x00000000d3ee6b00
- SDIO Port C: 0, SDIO Port B: 1
- spifc_probe: reg=00000000ffd14000, mem_map=00000000f6000000
- SF: Detected XT25Q64 with page size 256 Bytes, erase size 4 KiB, total 8 MiB
- In: serial
- Out: serial
- Err: serial
- vpu: error: vpu: check dts: FDT_ERR_BADMAGIC, load default parameters
- vpu: driver version: v20190313
- vpu: detect chip type: 9
- vpu: clk_level default: 7(666667000Hz), max: 7(666667000Hz)
- vpu: clk_level = 7
- vpu: vpu_power_on
- vpu: set_vpu_clk
- vpu: set clk: 666667000Hz, readback: 666666667Hz(0x100)
- vpu: set_vpu_clk finish
- vpu: vpu_module_init_config
- vpp: vpp_init
- vpp: g12a/b osd1 matrix rgb2yuv ..............
- vpp: g12a/b osd2 matrix rgb2yuv..............
- vpp: g12a/b osd3 matrix rgb2yuv..............
- cvbs: cpuid:0x29
- cvbs_config_hdmipll_g12a
- cvbs_set_vid2_clk
- aml_i2c_init_port init regs for 2
- [aml_i2c_xfer] error ret = -5 i2c master a current slave addr is 0x32
- i2c 0xff 0x60 write failed
- [aml_i2c_xfer] error ret = -5 i2c master a current slave addr is 0x32
- i2c 0x00 read failed
- [aml_i2c_xfer] error ret = -5 i2c master a current slave addr is 0x32
- i2c 0x01 read failed
- [aml_i2c_xfer] error ret = -5 i2c master a current slave addr is 0x32
- i2c 0x02 read failed
- Read Chip : 0x0, 0x0, 0x0
- failed to read LT8619C chip id
- lt8619c hdmi_to_lcd device not found.!
- co-phase 0x3, tx-dly 0, clock 400000
- co-phase 0x3, tx-dly 0, clock 400000
- co-phase 0x3, tx-dly 0, clock 400000
- emmc/sd response timeout, cmd8, status=0x1bf2800
- emmc/sd response timeout, cmd55, status=0x1bf2800
- emmc/sd response timeout, cmd1, status=0x1bf2800
- Net: dwmac.ff3f0000
- Hit Enter or space or Ctrl+C key to stop autoboot -- : 0
- SF: Detected XT25Q64 with page size 256 Bytes, erase size 4 KiB, total 8 MiB
- SF: 7274496 bytes @ 0x110000 Read: OK
- ### CRAMFS load complete: 2156 bytes loaded to 0x10000000
- ## Executing script at 10000000
- [OSD]check dts: FDT_ERR_BADMAGIC, load default fb_addr parameters
- [OSD]set initrd_high: 0x3d800000
- [OSD]fb_addr for logo: 0x3d800000
- [OSD]check dts: FDT_ERR_BADMAGIC, load default fb_addr parameters
- [OSD]fb_addr for logo: 0x3d800000
- [OSD]VPP_OFIFO_SIZE:0xfff01fff
- [CANVAS]canvas init
- [CANVAS]addr=0x3d800000 width=5760, height=2160
- cvbs: outputmode[1080p60hz] is invalid
- vpp: vpp_matrix_update: 2
- set hdmitx VIC = 16
- config HPLL = 5940000 frac_rate = 1
- HPLL: 0x3b3a04f7
- HPLL: 0x1b3a04f7
- HPLLv1: 0xdb3a04f7
- config HPLL done
- j = 6 vid_clk_div = 1
- hdmitx phy setting done
- hdmitx: set enc for VIC: 16
- enc_vpu_bridge_reset[1319]
- rx version is 1.4 or below div=10
- HDMI cable is NOT connected
- card out
- ** Bad device mmc 1 **
- ### CRAMFS load complete: 41831 bytes loaded to 0x3000000
- [OSD]check dts: FDT_ERR_BADMAGIC, load default fb_addr parameters
- [OSD]fb_addr for logo: 0x3d800000
- [OSD]check dts: FDT_ERR_BADMAGIC, load default fb_addr parameters
- [OSD]fb_addr for logo: 0x3d800000
- [OSD]VPP_OFIFO_SIZE:0xfff01000
- [CANVAS]addr=0x3d800000 width=3840, height=1440
- cvbs: outputmode[720p60hz] is invalid
- vpp: vpp_matrix_update: 2
- set hdmitx VIC = 4
- config HPLL = 5940000 frac_rate = 1
- HPLL: 0x3b3a04f7
- HPLL: 0x1b3a04f7
- HPLLv1: 0xdb3a04f7
- config HPLL done
- j = 3 vid_clk_div = 1
- hdmitx phy setting done
- hdmitx: set enc for VIC: 4
- enc_vpu_bridge_reset[1319]
- rx version is 1.4 or below div=10
- set hdmitx VIC = 4
- config HPLL = 5940000 frac_rate = 1
- HPLL: 0x3b3a04f7
- HPLL: 0x1b3a04f7
- HPLLv1: 0xdb3a04f7
- config HPLL done
- j = 3 vid_clk_div = 1
- hdmitx phy setting done
- hdmitx: set enc for VIC: 4
- enc_vpu_bridge_reset[1319]
- rx version is 1.4 or below div=10
- [OSD]osd_hw.free_dst_data: 0,1279,0,719
- card out
- ** Bad device mmc 1 **
- card out
- ** Bad device mmc 1 **
- ### CRAMFS load complete: 3937382 bytes loaded to 0x2000000
- ### CRAMFS load complete: 3011728 bytes loaded to 0x3000000
- ### CRAMFS load complete: 71708 bytes loaded to 0x1000000
- ee_gate_off ...
- ## Booting kernel from Legacy Image at 02000000 ...
- Image Name:
- Image Type: AArch64 Linux Kernel Image (gzip compressed)
- Data Size: 3937318 Bytes = 3.8 MiB
- Load Address: 01080000
- Entry Point: 01080000
- Verifying Checksum ... OK
- ## Loading init Ramdisk from Legacy Image at 03000000 ...
- Image Name:
- Image Type: AArch64 Linux RAMDisk Image (uncompressed)
- Data Size: 3011664 Bytes = 2.9 MiB
- Load Address: 00000000
- Entry Point: 00000000
- Verifying Checksum ... OK
- active_slot is <NULL>
- Unknown command 'store' - try 'help'
- No dtbo patitions found
- load dtb from 0x1000000 ......
- ## Flattened Device Tree blob at 01000000
- Booting using the fdt blob at 0x1000000
- No valid dtbo image found
- Uncompressing Kernel Image ... OK
- kernel loaded at 0x01080000, end = 0x019ec808
- reserving fdt memory region: addr=1000000 size=12000
- Loading Ramdisk to 3d520000, end 3d7ff450 ... OK
- Loading Device Tree to 000000001ffeb000, end 000000001ffff81b ... OK
- Starting kernel ...
- uboot time: 6046212 us
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement