API tools faq
paste
Advertisement
Guest User

odroid n2 boot error - All ddr config failed...

a guest
Aug 14th, 2019
211
0
Never
Add comment
Not a member of Pastebin yet? Sign Up, it unlocks many cool features!
text 6.85 KB | None | 0 0
raw download clone embed print report
  1. G12B:BL:6e7c85:7898ac;FEAT:E0F83180:402000;POC:B;RCY:0;SPINOR:0;0.
  2. bl2_stage_init 0x01
  3. bl2_stage_init 0x81
  4. hw id: 0x0000 - pwm id 0x01
  5. bl2_stage_init 0xc1
  6. bl2_stage_init 0x02
  7.  
  8. L0:00000000
  9. L1:00000703
  10. L2:0000c067
  11. L3:14000020
  12. B2:00402000
  13. B1:e0f83180
  14.  
  15. TE: 58183
  16.  
  17. BL2 Built : 10:47:19, Jan 14 2019. g12b g152d217 - guotai.shen@droid11-sz
  18.  
  19. Board ID = 4
  20. Set A53 clk to 24M
  21. Set A73 clk to 24M
  22. Set clk81 to 24M
  23. A53 clk: 1200 MHz
  24. A73 clk: 1200 MHz
  25. CLK81: 166.6M
  26. smccc: 00012b7c
  27. DDR driver_vesion: LPDDR4_PHY_V_0_1_11 build time: Jan 14 2019 10:47:15
  28. board id: 4
  29. Load FIP HDR from SPI, src: 0x00010000, des: 0xfffd0000, size: 0x00004000, part: 0
  30. fw parse done
  31. Load ddrfw from SPI, src: 0x00030000, des: 0xfffd0000, size: 0x0000c000, part: 0
  32. Load ddrfw from SPI, src: 0x0002c000, des: 0xfffd0000, size: 0x00004000, part: 0
  33. PIEI prepare done
  34. Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
  35. DDR4 probe
  36. ddr clk to 1320MHz
  37. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  38. Check phy result
  39. INFO : End of initialization
  40. INFO : End of read enable training
  41. INFO : End of fine write leveling
  42. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  43. INFO : STREAM 0x04020000 -
  44. INFO : ERROR : Training has failed!
  45. 1D training failed
  46. Cfg max: 2, cur: 2. Board id: 255. Force loop cfg
  47. DDR4 probe
  48. ddr clk to 1320MHz
  49. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  50. Check phy result
  51. INFO : End of initialization
  52. INFO : End of read enable training
  53. INFO : End of fine write leveling
  54. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  55. INFO : STREAM 0x04020000 -
  56. INFO : ERROR : Training has failed!
  57. 1D training failed
  58. All ddr config failed...
  59. Reset...
  60. boot times 0G12B:BL:6e7c85:7898ac;FEAT:E0F83180:402000;POC:B;RCY:0;SPINOR:0;0.
  61. bl2_stage_init 0x01
  62. bl2_stage_init 0x81
  63. hw id: 0x0000 - pwm id 0x01
  64. bl2_stage_init 0xc1
  65. bl2_stage_init 0x02
  66.  
  67. L0:00000000
  68. L1:00000703
  69. L2:0000c067
  70. L3:14000020
  71. B2:00402000
  72. B1:e0f83180
  73.  
  74. TE: 58174
  75.  
  76. BL2 Built : 10:47:19, Jan 14 2019. g12b g152d217 - guotai.shen@droid11-sz
  77.  
  78. Board ID = 4
  79. Set A53 clk to 24M
  80. Set A73 clk to 24M
  81. Set clk81 to 24M
  82. A53 clk: 1200 MHz
  83. A73 clk: 1200 MHz
  84. CLK81: 166.6M
  85. smccc: 00012b73
  86. DDR driver_vesion: LPDDR4_PHY_V_0_1_11 build time: Jan 14 2019 10:47:15
  87. board id: 4
  88. Load FIP HDR from SPI, src: 0x00010000, des: 0xfffd0000, size: 0x00004000, part: 0
  89. fw parse done
  90. Load ddrfw from SPI, src: 0x00030000, des: 0xfffd0000, size: 0x0000c000, part: 0
  91. Load ddrfw from SPI, src: 0x0002c000, des: 0xfffd0000, size: 0x00004000, part: 0
  92. PIEI prepare done
  93. Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
  94. DDR4 probe
  95. ddr clk to 1320MHz
  96. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  97. Check phy result
  98. INFO : End of initialization
  99. INFO : End of read enable training
  100. INFO : End of fine write leveling
  101. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  102. INFO : STREAM 0x04020000 -
  103. INFO : ERROR : Training has failed!
  104. 1D training failed
  105. Cfg max: 2, cur: 2. Board id: 255. Force loop cfg
  106. DDR4 probe
  107. ddr clk to 1320MHz
  108. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  109. Check phy result
  110. INFO : End of initialization
  111. INFO : End of read enable training
  112. INFO : End of fine write leveling
  113. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  114. INFO : STREAM 0x04020000 -
  115. INFO : ERROR : Training has failed!
  116. 1D training failed
  117. All ddr config failed...
  118. Reset...
  119. boot times 1G12B:BL:6e7c85:7898ac;FEAT:E0F83180:402000;POC:B;RCY:0;SPINOR:0;0.
  120. bl2_stage_init 0x01
  121. bl2_stage_init 0x81
  122. hw id: 0x0000 - pwm id 0x01
  123. bl2_stage_init 0xc1
  124. bl2_stage_init 0x02
  125.  
  126. L0:00000000
  127. L1:00000703
  128. L2:0000c067
  129. L3:14000020
  130. B2:00402000
  131. B1:e0f83180
  132.  
  133. TE: 58139
  134.  
  135. BL2 Built : 10:47:19, Jan 14 2019. g12b g152d217 - guotai.shen@droid11-sz
  136.  
  137. Board ID = 4
  138. Set A53 clk to 24M
  139. Set A73 clk to 24M
  140. Set clk81 to 24M
  141. A53 clk: 1200 MHz
  142. A73 clk: 1200 MHz
  143. CLK81: 166.6M
  144. smccc: 00012b50
  145. DDR driver_vesion: LPDDR4_PHY_V_0_1_11 build time: Jan 14 2019 10:47:15
  146. board id: 4
  147. Load FIP HDR from SPI, src: 0x00010000, des: 0xfffd0000, size: 0x00004000, part: 0
  148. fw parse done
  149. Load ddrfw from SPI, src: 0x00030000, des: 0xfffd0000, size: 0x0000c000, part: 0
  150. Load ddrfw from SPI, src: 0x0002c000, des: 0xfffd0000, size: 0x00004000, part: 0
  151. PIEI prepare done
  152. Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
  153. DDR4 probe
  154. ddr clk to 1320MHz
  155. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  156. Check phy result
  157. INFO : End of initialization
  158. INFO : End of read enable training
  159. INFO : End of fine write leveling
  160. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  161. INFO : STREAM 0x04020000 -
  162. INFO : ERROR : Training has failed!
  163. 1D training failed
  164. Cfg max: 2, cur: 2. Board id: 255. Force loop cfg
  165. DDR4 probe
  166. ddr clk to 1320MHz
  167. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  168. Check phy result
  169. INFO : End of initialization
  170. INFO : End of read enable training
  171. INFO : End of fine write leveling
  172. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  173. INFO : STREAM 0x04020000 -
  174. INFO : ERROR : Training has failed!
  175. 1D training failed
  176. All ddr config failed...
  177. Reset...
  178. boot times 2G12B:BL:6e7c85:7898ac;FEAT:E0F83180:402000;POC:B;RCY:0;SPINOR:0;0.
  179. bl2_stage_init 0x01
  180. bl2_stage_init 0x81
  181. hw id: 0x0000 - pwm id 0x01
  182. bl2_stage_init 0xc1
  183. bl2_stage_init 0x02
  184.  
  185. L0:00000000
  186. L1:00000703
  187. L2:0000c067
  188. L3:14000020
  189. B2:00402000
  190. B1:e0f83180
  191.  
  192. TE: 58174
  193.  
  194. BL2 Built : 10:47:19, Jan 14 2019. g12b g152d217 - guotai.shen@droid11-sz
  195.  
  196. Board ID = 4
  197. Set A53 clk to 24M
  198. Set A73 clk to 24M
  199. Set clk81 to 24M
  200. A53 clk: 1200 MHz
  201. A73 clk: 1200 MHz
  202. CLK81: 166.6M
  203. smccc: 00012b72
  204. DDR driver_vesion: LPDDR4_PHY_V_0_1_11 build time: Jan 14 2019 10:47:15
  205. board id: 4
  206. Load FIP HDR from SPI, src: 0x00010000, des: 0xfffd0000, size: 0x00004000, part: 0
  207. fw parse done
  208. Load ddrfw from SPI, src: 0x00030000, des: 0xfffd0000, size: 0x0000c000, part: 0
  209. Load ddrfw from SPI, src: 0x0002c000, des: 0xfffd0000, size: 0x00004000, part: 0
  210. PIEI prepare done
  211. Cfg max: 2, cur: 1. Board id: 255. Force loop cfg
  212. DDR4 probe
  213. ddr clk to 1320MHz
  214. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  215. Check phy result
  216. INFO : End of initialization
  217. INFO : End of read enable training
  218. INFO : End of fine write leveling
  219. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  220. INFO : STREAM 0x04020000 -
  221. INFO : ERROR : Training has failed!
  222. 1D training failed
  223. Cfg max: 2, cur: 2. Board id: 255. Force loop cfg
  224. DDR4 probe
  225. ddr clk to 1320MHz
  226. Load ddrfw from SPI, src: 0x00014000, des: 0xfffd0000, size: 0x0000c000, part: 0
  227. Check phy result
  228. INFO : End of initialization
  229. INFO : End of read enable training
  230. INFO : End of fine write leveling
  231. INFO : STREAM 0x00490002 - 0x00000000 0x00000000
  232. INFO : STREAM 0x04020000 -
  233. INFO : ERROR : Training has failed!
  234. 1D training failed
  235. All ddr config failed...
  236. Reset...
  237. boot times 3
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement
Public Pastes
Advertisement
We use cookies for various purposes including analytics. By continuing to use Pastebin, you agree to our use of cookies as described in the Cookies Policy.  OK, I Understand
Not a member of Pastebin yet?
Sign Up, it unlocks many cool features!