Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- Warning (125092): Tcl Script File counter_bus_bux.qip not found
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Warning (20028): Parallel compilation is not licensed and has been disabled
- Warning (125092): Tcl Script File counter_bus_bux.qip not found
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Warning (20028): Parallel compilation is not licensed and has been disabled
- Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
- Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
- Critical Warning (332012): Synopsys Design Constraints File file not found: 'my_first_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
- Warning (125092): Tcl Script File counter_bus_bux.qip not found
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Info (125063): set_global_assignment -name QIP_FILE counter_bus_bux.qip
- Warning (20028): Parallel compilation is not licensed and has been disabled
- Critical Warning (332012): Synopsys Design Constraints File file not found: 'my_first_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement